


Advanced prices

An Processor Lion Set

quantum electronics

Box 391262 Bramley 2019





Advanced Micro Devices

AmZ8000 Family Reference Manual

Principles of Operation AmZ8001/2 Processor Instruction Set

Copyright © 1979 by Advanced Micro Devices, Inc.

Material in this document has been generated from information supplied by Zilog, Inc.

Advanced Micro Devices, Inc. reserves the right to modify information contained in this document without notice.

PREFACE

The present state of MOS LSI semiconductor technology has permitted very powerful and complex general purpose processors to be economically incorporated into a single silicon chip. This capability ushers in a new era of system design, where for the first time low cost tools are available for solving many complex problems. Significant levels of computing power are now available inexpensively and can be used both to lower the cost of high performance systems and to improve the efficiency of programmers in their increasingly more complex tasks.

The AmZ8000 family is the first processor family to fully exploit this new era, breaking tradition with the legacy of compromised performance dictated by past manufacturing technologies. The two processors in the family incorporate many of the features heuristically evolved from both minicomputer and main frame systems. This gives the applications programmer, the systems programmer and the system designer the power and flexibility required for today's complex systems.

This document describes the Processor Instruction Set in detail. The descriptions have been arranged with one instruction per page for completeness and for easy reference. This approach has been found to be suitable for both hardware designers and for programmers. There is no intention to be concise, but instead to provide users with complete, detailed, easy-to-understand descriptions of all the processor instructions.

The information in this document will later be updated and incorporated as the Instruction Chapter in a forthcoming AmZ8000 family reference manual. This document is one of several in support of the AmZ8000 family.

CONTENTS

PROCESSOR ORGANIZATION

ntroduction1
Register Structure1
Stack Pointer 6
Program Counter
Processor Status Information
New Program Status Area Pointer
Refresh Counter
Addressing Modes16
Operand Addressing
Memory Addressing
Interrupts and Traps
Instruction Format40
Input/Output43
Condition Codes43
Instruction Set
Instructions Arranged by Mnemonic241

STREET, SO

PROCESSOR ORGANIZATION

									×																												

Introduction

The AmZ8001 and AmZ8002 are initial members of the AmZ8000 sixteen bit microprocessor family. These central processing units (CPUs) are software compatible and hence, unless otherwise indicated, information contained in this document applies to both. The AmZ8001 handles 23-bit addresses giving it 8 Megabyte (8,388,608 bytes) addressing capability. Memory associated with the AmZ8001 system is considered to consist of 128 segments with 64 Kilobytes (65,536 bytes) per segment. Thus, the AmZ8001 is also known as the segmented version. On the other hand, the AmZ8002 has 16-bit (64 Kilobyte) addressing capability and is also known as the non-segmented version.

Register Structure

The CPUs are centered around sixteen 16-bit general purpose registers identified as RØ through R15. The desired register is usually designated by a four bit field in an instruction. In general, the instructions operate on byte (8-bit), word (16-bit), or long word (32-bit) operands. For byte operations, the first eight general purpose registers (RØ through R7) are treated as sixteen 8-bit registers identified as RLØ, RHØ, RL1 and so on to RL7 and RH7. A four bit field in an instruction designates the desired byte register. For operations requiring long-words, the 16-bit general purpose registers are grouped in pairs. For example, the RØ, R1 pair is identified as RRØ, the R2, R3 pair as RR2 and so on to the R14, R15 pair as RR14. Thus, the general purpose registers can also be treated as eight 32-bit registers. The three most significant bits of a 4-bit field in an instruction designate the desired register pair and the fourth bit should be zero. For certain 64-bit operands, the general purpose registers can also be grouped in quads. For example, the RØ, R1, R2 and R3 group is identified as RQØ, the R4, R5, R6 and R7 group as RQ4 and so on to the R12, R13, R14 and R15 group as RQ12. The two most significant bits of a four bit field in an instruction designate the desired quad register and the remaining two bits should be zero. Figure 1 depicts the AmZ8001 register structure and Figure 2 shows the AmZ8002 register structure. Table 1 is a summary of register addressing in byte mode and Table 2 is a summary for 16-bit, 32-bit and 64-bit modes.




FIGURE 1 AMZ8001 REGISTERS




FIGURE 2 AMZ8002 REGISTERS

Des	signati	on Fie	eld	8-Bit Mode
8	Ø	Ø	Ø	RHØ
Ø	Ø	Ø	1	RH1
Ø	Ø	1	Ø	RH2
Ø	Ø	-1	11	RH3
Ø	1	Ø	Ø	RH4
Ø	1	Ø	1	RH5
Ø	1_	11	Ø	RH6
Ø	1	1	1	RH7
1	Ø	Ø	Ø	RLØ
1	Ø	Ø	1	RL1
1	Ø	1	Ø	RL2
1	Ø	1	1	RL3
1	1	Ø	Ø	RL4
1	1	Ø	1	RL5
1	1	1	Ø	RL6
1	1	1	1	RL7

Table 1. Byte Mode Register Addressing

64-BIT Mode	32-BIT Mode	16-BIT Mode	ld.	on Fie	ignati	Des
To have	and Seus and	RO	0	0	0	0
w oz bna	RRO	R1	1	0	0	0
RQO	222	R2	0	1	0	0
e stell	RR2	R3	is due	al _{s I}	0	0
S 3 L6+01	RR4	R4	0	0	an had	0
RQ4	KK4	R5	1	0	1	0
KQ4	RR6	R6	0	1	1	0
of is so		R7	nanbar	1sl 92	1	0
ag lens:	RR8	R8	0	0	0	1
RQ8	RR8	R9	1	0	0	1
ball qui	RR10	R10	0	1	0	1
	KKIO	R11	1	1	0	1
a adi	RR12	R12	0	0	1	1
RQ12	t offset va	R13	a nelapi	0	and:	l _{ar}
NQ12	RR14	R14	0	79	1	1
anding t	TINIT T	R15	1	1	1	1

Table 2. Register Addressing

The registers may contain operands or address information. When a register pair contains a long-word operand, the even numbered register of the pair holds the most significant 16-bit while the odd numbered register of the pair holds the least significant 16-bits. When a register quad is specified for 64-bit data, the first register holds the most significant 16-bits and the last register of the quad holds the least significant 16-bits. For example, RØ is the first register and R3 is the last register of the quad RQØ, R4 is the first and R7 is the last of the quad RQ4 and so on.

In AmZ8001 a register pair will be needed to specify the required 23-bit address. The 7-bit segment number is always specified in the even numbered register and 16-bit offset is specified in the odd numbered register of the pair.

Stack Pointer

The architecture allows the creation and maintenance of stacks in the memory. Any of the general purpose registers (except RRØ in AmZ8001 and RØ in AmZ8002) can be designated as a stack pointer in the PUSH and POP instructions. However, for the CALL and RETURN instructions, specific general purpose registers are implied as stack pointers.

In the AmZ8001, the general purpose register pair RR14 is the implied stack pointer. The seven bit segment number is contained in R14 and R15 contains the 16-bit offset value. The segment number together with the offset value forms a 23-bit segmented address. For the AmZ8002, the general purpose register R15 is the implied stack pointer and contains the required 16-bit address. It should be remembered that the implied stack pointers are still general purpose registers. In other words, certain implied general purpose registers are given stack pointer attributes in addition to their normal general purpose characteristics.

The processors can operate in one of two selectable modes: SYSTEM and NORMAL. The SYSTEM mode is sometimes called supervisor or privileged

mode and the NORMAL mode is sometimes known as problem or non-privileged mode. Separation of system and normal stacks is a desirable in order to facilitate sophisticated system designs. This is accomplished by providing SYSTEM STACK POINTER in addition to NORMAL STACK POINTER.

In the Amz8001 two additional registers R14¹ and R15¹ are provided corresponding to R14 and R15. When Amz8001 is operating in the SYSTEM mode, R14¹ will be used as the general purpose register whenever R14 is specified. Similarly R15¹ will be used instead of R15 in the SYSTEM mode for both Amz8001 and Amz8002. Thus, the register pair R14¹, R15¹ (identified as RR14¹) is the implied SYSTEM STACK POINTER for the Amz8001 and R15¹ is the implied SYSTEM STACK POINTER for the Amz8002. Although R14 and R15 are not used in the SYSTEM mode, instructions are provided such that these two general purpose registers can be accessed without actually switching the operating mode. The SYSTEM STACK POINTER will be used during program interruptions to save the pre-interrupt status irrespective of the selected operating mode.

Program Counter

The CPU operation is controlled by instructions fetched from the memory. The address for instruction fetch is supplied by the PROGRAM COUNTER (PC). Figure 3 shows the AmZ8001 program counter. It consists of two words, seven bits of the first word are used to specify the segment number and 16-bit offset is specified in the second word. The segment number designates one of 128 segments and the 16-bit offset designates a memory location in that segment. The instructions are always word aliqued and the PC is incremented by multiples of 2 to fetch instructions from sequential memory locations. It should be noted that incrementing the offset cannot affect the segment number. In other words, carry from offset will not propagate into the segment number of the PC; instead the offset counter will simply wrap around. Figure 4 shows the AmZ8002 PC format consisting of 16 bits. Except for the absence of the segment number portion PC operation of the AmZ8001 and AmZ8002 are identical. When reset, the AmZ8001 PC SEG will be automatically loaded from memory address 4 and PC OFFSET will be automatically loaded from address 6. AmZ8002 PC will be automatically loaded from memory address 2 upon reset. All these memory addresses are located in segment Ø.




FIGURE 3 AMZ8001 PROGRAM COUNTER




FIGURE 4 AMZ8002 PROGRAM COUNTER

Processor Status Information

The contents of the program counter and FLAG AND CONTROL WORD (FCW) are collectively called the Processor Status Information. The FCW of the AmZ8001 is shown in Figure 5. The most significant byte contains five control bits - Segmentation Enable (SEG), Normal/System (N/S), Stop Enable (SE), Vectored Interrupt Enable (VIE) and Non-Vectored Interrupt Enable (NVIE). The least significant byte contains six CPU flag bits - Carry (C), Zero (Z), Sign (S), Parity/Overflow (P/V), Decimal Adjust (DA), and Half Carry (H). The remaining bits are reserved for future expansion. The FCW for the AmZ8002 is shown in Figure 6. It is identical to Figure 5 except that the SEG bit is not available in the AmZ8002.

The flag portion of the FCW contains processor flags necessary to characterize the results from data manipulation operations. The half carry (H) flag is affected during arithmetic operations involving byte operands. A byte consists of two 4-bit digits. The H flag is used to indicate occurrence of a carry from the least significant digit into the most significant digit.

The Decimal Adjust (DA) flag is provided to facilitate conversion operations required to accomplish BCD arithmetic. The Parity/Overflow (P/V) is used to indicate parity of the result following certain non-arithmetic operations and occurrence of overflow condition following arithmetic operations. If both operands participating in an add operation have the same sign and the result has the opposite sign, an overflow has occurred. Subtraction is addition with the 2's complement of the subtrahend.

The CPU uses two's complement representation of numbers and hence the most significant bit is considered to be the sign bit. A "one" in the most significant bit position represents a negative number. The Sign reflects the state of the most significant bit position of a result after an arithmetic or logic instruction.

The Zero (Z) flag when set to 1 indicates that all bits (including sign) of a result are zero. In general, this flag is affected for both arithmetic and logic instructions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ø
SEG	S/N	SE	VIE	NVIE				С	Z	S	P/V	DA	Н		

FIGURE 5 AMZ8001 FLAG AND CONTROL WORD

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ø
N/S	SE	VIE	NVIE				С	Z	S	P/V	DA	Н		

FIGURE 6 AMZ8002 FLAG AND CONTROL WORD

The Carry (C) flag is used to indicate occurrence of a carry from the most significant bit position after an arithmetic instruction. By convention, bits are numbered starting from zero, hence bit 7 (eighth bit) is the most significant for bytes, bit 15 (sixteenth bit) is the most significant for words and bit 31 (thirty-second bit) is the most significant for long words.

The CPU can handle three types of external interrupts: non-maskable, non-vectored and vectored. The NVIE and VIE bits control the latter two. The non-maskable interrupt cannot be disabled in the CPU. On the other hand, vectored and non-vectored interrupts can be disabled by clearing the corresponding FCW bit to Ø. In other words, an interrupt enable bit must be 1 before the corresponding external interrupt signal will be recognized. The non-maskable interrupt has the highest priority while vectored interrupt has the next lower and non-vectored has the lowest priority.

The Stop Enable (SE) bit is provided to facilitate stopping the processor after executing a single instruction. There is an external input to the processor that participates in this operation. When the SE bit is 1, the external input signal will be honored.

The N/S bit determines the operating mode; logical "one" indicates SYSTEM and logical "zero" indicates NORMAL. In the System mode, all instructions are valid and are executed. In the Normal mode, only those instructions are valid that cannot be used to affect the system integrity. The instructions that are not valid in the Normal mode are called System or Privileged instructions. The System instructions include those that inspect or modify the control bits of the FCW, those that participate in interprocessor communication and those that perform input/output operations. If a system instruction is encountered while operating in the Normal mode, the instruction execution is suppressed and a trap will be generated to cause program interruption.

The AmZ8001 deals with 23-bit segmented addresses whereas AmZ8002 uses
16-bit non-segmented addressing. The SEG bit in the FCW allows the AmZ8001
to operate in the non-segmented mode. When this bit is 1, the CPU is operating
in the segmented mode. This bit will always be zero in the AmZ8002.

The most significant byte of the FCW contains the control bits. Hence any instruction that operates on these bits is a privileged instruction.

Significance of the FCW bits is summarized in Table 3.

When reset, the FCW in AmZ8001 will be automatically loaded from memory location 2 (segment \emptyset) and the FCW in AmZ8002 will be automatically loaded from location \emptyset .

New Program Status Area Pointer of and fauntains aldisassenon and Labering to state

When a program interruption occurs, the CPU automatically saves the program status in the system stack. The program status consists of the processor status information and information relating to the reason for interruption called Identifier. After storing the pre-interrupt program status, new program status will be loaded into the FCW and PC. This new program status is obtained from pre-determined locations in the memory called New Program Status Area designated by the NEW PROGRAM STATUS AREA POINTER (NPSAP). The NPSAP in AmZ8001 is shown in Figure 7. It consists of two 8-bit registers, one for the 7-bit segment number and the other for the most significant eight bits of the offset. On the other hand, only one 8-bit register is used in the AmZ8002 as shown in Figure 8. This register specifies the most significant 8-bits of the 16-bit address. Access to the NPSAP is by using the LDCTL instruction.

Refresh Counter

Both AmZ8001 and AmZ8002 contain a refresh counter to facilitate dynamic memory system implementations. The refresh counter is illustrated in Figure 9 consisting of a 9-bit binary ROW COUNTER and 6-bit binary RATE COUNTER and a REFRESH ENABLE (RE) bit. The RATE COUNTER is a programmable modulo 64 counter clocked at 25% of the frequency of the clock driving the CPU. The ROW COUNTER is clocked whenever the RATE COUNTER overflows. The




FIGURE 8 AMZ8002 NEW PROGRAM STATUS AREA POINTER

15	14 3 7 7 7 3 4 3	AM STATUS AS	9	8	AMZ8001	FIGURE 7	Ø
RE	RATE CO	DUNTER			ROW C	OUNTER	

FIGURE 9 REFRESH COUNTER

The automatic refresh feature can be disabled by loading a zero into

REFRESH ENABLE bit. When the CPU is reset for initialization, this bit
is set to "1" i.e. refresh is enabled. Access to the refresh counter
is made using the LDCTL instruction.

Addressing Modes as a sale and yet believe the set and amongst desired a promotes and

Operands needed to execute an instruction are designated by register addresses, memory addresses or I/O addresses. The addressing mode of a given instruction not only designates the relevant address space but also defines the method to be used in computing the operand address. Addressing modes are either explicitly specified or implied by the instruction. Eight explicit addressing modes are provided: Register (R), Indirect Register (IR), Direct Address (DA), Immediate (IM), Indexed (X), Base Address (BA), Base Indexed (BX) and Relative Address (RA). Autoincrement and Autodecrement are the two implied addressing modes in block and string manipulation instructions.

The following is a detailed explanation of explicit addressing modes.

Register (R) Mode: The operand used by the instruction is located in a general purpose register as shown in Figure 10. The instruction specifies the length of the operand (byte, word or long word) and a 4-bit field in the instruction designates the intended register.

Indirect Register (IR): The instruction designates a general purpose register; contents of the designated register are not the operand but address of the operand. The AmZ8001 deals with 23-bit segmented addresses and hence a register pair is designated by the instruction. The first register contains the 7-bit segment number and the second register contains the 16-bit offset as shown in Figure 11. Any general purpose register pair except RRØ can be designated for this addressing mode. The AmZ8002 requires only 16-bit addresses as shown in Figure 12 and hence any general purpose register except RØ can be designated for IR addressing mode.

Direct Address (DA): The instruction itself explicitly specifies an address and the operand used by the instruction is located at that address. In AmZ8001 direct addresses are specified in one of two formats - long offset and short offset. For the long offset, the memory word immediately




FIGURE 10 AmZ8001 AND AmZ8002 REGISTER ADDRESSING MODE




FIGURE 11 AMZ8001 INDIRECT REGISTER ADDRESSING MODE




FIGURE 12 AMZ8002 INDIRECT REGISTER ADDRESSING MODE

following the instruction opcode word contains the 7-bit segment number and the memory word immediately following the segment number word is the 16-bit offset as shown in Figure 13A. For the shoft offset, the memory word immediately following the instruction opcode word contains both 7-bit segment number and 8-bit offset as shown in Figure 13B. In AmZ8002, the memory word immediately following the instruction opcode word contains the 16-bit address as shown in Figure 14.

Immediate (IM): The instruction itself contains the operand as shown in Figure 15. In general, the memory word immediately following the instruction opcode word contains the immediate operand. In case of 32-bit immediate operand, two memory words immediately following the instruction opcode word are used.

Indexed (X): The instruction designates a 16-bit general purpose register as the index register. Any general purpose register except RØ can be used as the index register. The instruction also specifies an address as in the direct address mode. In the AmZ8001, the 16-bit contents of the designated index register are added to the 16-bit offset value specified in the instruction. Both index and offset are treated as 16-bit unsigned integers and any carry from the most significant bit position during this addition is ignored. The resulting 16-bit sum together with the 7-bit segment number specified in the instruction is used as 23-bit segmented address as depicted in Figure 16A. The operand will be located at this address in memory. If short offset is used in the AmZ8001 for indexed addressing mode, the memory word immediately following the instruction opcode word contains both a 7-bit segment number and an 8-bit offset as shown in Figure 16B.

A 16-bit unsigned integer is formed whose least significant byte is the 8-bit offset specified and most significant byte is zero. The 16-bit word thus formed is added to the 16-bit unsigned integer contained in the designated general purpose register. Any carry from the most significant bit position during this addition is ignored. The 16 bits resulting from this addition together with the 7-bit segment number specified is the 23-bit address. The operand will be located in the memory at this address.




FIGURE 13A AMZ8001 DIRECT ADDRESSING MODE--LONG OFFSET




FIGURE 13B AMZ8001 DIRECT ADDRESSING MODE--SHORT OFFSET




FIGURE 14 AMZ8002 DIRECT ADDRESSING

OP CODE	DIGIT OPERAND
IMMEDIATE 4-BI	T OPERAND (DIGIT)
	18.16.2
OP CODE	BYTE OPERAND
IMMEDIATE 8-B	IT OPERAND (BYTE)
OP	CODE
BYTE OPERAND	73070 08 70783
ALTERNATIVE IMMEDIA	TE 8-BIT OPERAND (BYTE)
	CODE
OF	
OP WORD	CODE
OP WORD	OPERAND AGO
OF WORD IMMEDIATE 16-E	OPERAND SIT OPERAND (WORD)
OP WORD IMMEDIATE 16-E	OPERAND BIT OPERAND (WORD) CODE
OP WORD IMMEDIATE 16-E	OPERAND SIT OPERAND (WORD)
WORD IMMEDIATE 16-E OF	OPERAND BIT OPERAND (WORD) CODE

FIGURE 15 AMZ8001 AND AMZ8002 IMMEDIATE ADDRESSING MODE




FIGURE 16A AMZ8001 INDEXED ADDRESSING MODE (LONG OFFSET)




FIGURE 16B AMZ8001 INDEXED ADDRESSING MODE (SHORT OFFSET)

In AmZ8002, the memory word immediately following the instruction opcode word contains a 16-bit address as shown in Figure 17. This unsigned integer is added to the 16-bit unsigned integer located in the designated index register. The carry from the most significant bit position during this addition is ignored. The resulting 16-bit address is where the operand is located in the memory.

Base Address (BA): The instruction designates a general purpose register as the base address register. In case of AmZ8001, the instruction designates a register pair such that the 7-bit segment number is contained in one register and 16-bit offset is contained in the other as shown in Figure 18. In case of AmZ8002, the designated base address register contains 16-bit address as shown in Figure 19. Any general purpose register except RØ or register pair except RRØ can be designated as the base address register. The memory word immediately following the instruction opcode word contains a 16-bit displacement. Both displacement and base address are treated as unsigned binary integers. The 16-bit displacement is added to the 16-bit base address (16-bit offset is AmZ8001) and carry occurring from the most significant position during this addition is ignored. The resulting 16-bit value (together with the segment number of the base address in AmZ8001) is the address of the operand in memory.

Base Indexed (BX): The instruction designates a general purpose register (register pair in AmZ8001) as the base address register. The instruction also designates a 16-bit general purpose register as displacement. Any general purpose register except RØ (AmZ8002) or any register pair except RRØ (AmZ8001) can be used as the base address register. Similarly any general purpose register except RØ can be used as the displacement register. Both base address and displacement are unsigned integers.

The 16-bit displacement is added to the base address (or offset of the base address in AmZ8001) and carry from the most significant bit position during this addition is ignored. The 16-bit result (together with base address segment number) is the address of the operand in memory. Figure 20 and Figure 21 illustrate this addressing mode for AmZ8001 and AmZ8002.




FIGURE 17 AMZ8002 INDEXED ADDRESSING MODE




FIGURE 18 AMZ8001 BASE ADDRESS MODE




FIGURE 19 AMZ8002 BASE ADDRESS MODE




FIGURE 20 AMZ8001 BASE INDEX ADDRESSING MODE




FIGURE 21 AMZ8002 BASE INDEX ADDRESSING MODE

Relative Address (RA): The instruction itself contains a displacement.

This displacement is a signed integer using two's complement notation.

The number of bits allocated to represent the displacement depend on the instruction where relative addressing mode is available. The displacement is sign extended appropriately to obtain a signed 16-bit displacement. The sign extended displacement is added to the 16-bit program counter (PC OFFSET in AmZ8001). Carry from the most significant bit position during this addition is ignored. As soon as the instruction using the relative address mode is fetched, the PC will be updated. Hence, updated PC value (i.e. address of the following instruction) will be used for address calculation.

The 16-bit value obtained by adding the PC and displacement (together with the segment number in AmZ8001) is the address of the operand in memory. Figure 22 and Figure 23 illustrate the relative addressing mode.

Autoincrement and Autodecrement: These two implied addressing modes are only used in string manipulating instructions. These addressing modes are a variation of the IR addressing mode. The instruction designates a general purpose register (or a register pair in AmZ8001) whose contents are used as the address. After fetching the operand, the contents of the register are incremented or decremented depending on Autoincrement or Autodecrement. In case of AmZ8001, only the register containing the offset is affected and any carry resulting from this operation is ignored. For byte operations incrementing or decrementing by 1 occurs. For word operations incrementing or decrementing by 2 takes place.




FIGURE 22A AMZ8001 RELATIVE ADDRESSING MODE -- (ONE WORD INSTRUCTION)




FIGURE 22B AMZ8001 RELATIVE ADDRESSING MODE--(TWO WORD INSTRUCTION)




FIGURE 23A AMZ8002 RELATIVE ADDRESSING MODE--(ONE WORD INSTRUCTION)




FIGURE 23B AMZ8002 RELATIVE ADDRESSING MODE--(TWO WORD INSTRUCTION)


Operand Addressing

Seven types of operands are handled by the instructions - bits, digits (4-bits), bytes (8-bits), words (16-bits), long words (32-bits), byte strings and word strings. In general, operands may be contained in a general purpose register or located in memory. However, string operands must be located in memory only. The elements of a string reside in consecutive memory locations.

Figure 24 illustrates the conventions used in relating one operand type to another. A byte consists of two digits:; two bytes make a word and two words make a long word. The left most element whether bit, digit or byte is always the most significant. Bits of an operand are numbered from right to left starting with zero for the least significant bit. The bit operand located in a general purpose register is addressed by the designation of the byte register containing the desired bit and specifying the bit number in that byte. Bit operands can also be addressed by designating a 16-bit general purpose register holding the word that contains the desired bit and the bit number in that word. Digits are always addressed by designating the byte register containing the desired digit. Word and long word operands located in registers are addressed by the register or register pair designation. When a long word is specified using a register pair, the even numbered register of the pair contains the least significant 16-bits and the odd numbered register of the pair contains the least significant 16 bits.

Memory Addressing

Memory address space is viewed as a chain of consecutively numbered (in ascending order) bytes as shown in Figure 25. Also note that the numbering starts with zero. The number of each byte is its address. Thus, the byte is the basic addressable element in memory. A word in memory spans two byte addresses. The most significant byte of a word must always be an even address and the least significant byte is the immediately following odd address. This arrangement is called "word aligned". Thus, words are addressed by the address of the most significant byte







Figure 24. Operand Notation






FIGURE 25. MEMORY ADDRESSING

or even address. A long word in memory spans two words or four bytes. The most significant 16-bits are contained at a word address and the least significant 16-bits are contained at the immediately following word. For example a long word is contained in memory addresses Ø and 2, then location Ø contains the most significant 16-bits and location 2 contains the least significant 16 bits. Long word operands in memory are addressed by specifying the address of the most significant byte of the most significant word. For example, address Ø is used for a long word operand located at locations Ø and 2. Instructions are always addressed as words and hence instructions in memory must be word aligned.

The CPU can handle both byte and word string operands. Two parameters are needed to specify a string - starting address (address of the first element) and the length of the string expressed in terms of the number of elements in the string as depicted in Figure 26. For example, a word string starting at address 100 and 25 words long will be characterized by the starting address 100 and length 25. Similarly a byte string which is 15 bytes long and starts at address 157 will be characterized by the starting address 157 and its length 15. By specifying Autoincrement addressing mode in a string manipulating instruction, successive elements of strings specified in the above manner can be accessed for processing. String operands can also be specified by the ending address (address of the last element) instead of the starting address and the length expressed in terms of number of elements in the string. Autodecrement addressing mode is used to access successive elements of the string in this case. It should be noted that when dealing with byte strings, there are no restrictions on whether the starting and ending addresses are odd or even. However, because of the word alignment requirement, word strings can have only even addresses.




Figure 26. String Operands

Interrupts and Traps


Program interruptions are divided into two groups - interrupts and traps. In general, interrupt is an external asynchronous event needing the CPU's attention. Trap usually is a synchronous event resulting from the execution of certain instructions under some specified condition. Also an interrupt may be disabled in the CPU by an appropriate control bit in the FCW; traps cannot be disabled. Procedures followed by the CPU are essentially the same for interrupts and traps.

When an interruption occurs, the current program status information is automatically pushed on the system stack as shown in Figure 27. As discussed before, program status consists of Processor Status (PC and FCW) and a 16-bit word called Identifier. The Identifier contains information relating to the reason for this interruption.


There are three interrupts listed in order of decreasing priority: non-maskable, vectored and non-vectored. There are four traps: system call, unimplemented opcode, privileged instruction in normal mode and segmentation error. For all three interrupts the Identifier is a 16-bit entity supplied by the interrupting device. The Identifier in case of traps (except segmentation error) is the first word of the instruction that caused the trap. This word always contains the instruction opcode.

The segmentation error actually results from several exception conditions that could occur when the Memory Management Unit (AmZ 8010) is used in an AmZ 8001 system. Detailed discussion of the Memory Management unit is beyond the scope of this document. It is sufficient for the current discussion to know that the Identifier for the segmentation error trap will be supplied by the Memory Management circuitry.

After saving the program status in the system stack, new processor status is automatically obtained from a predetermined area in memory called New Program Status Area. The New Program Status Area Pointer (NPSAP) specifies the area in memory where the New Program Status Area is located. In AmZ8001,



AMZ8001 PROGRAM STATUS-SAVING SEQUENCE




AMZ8002 PROGRAM STATUS-SAVING SEQUENCE

FIGURE 27. PRE-INTERRUPT PROGRAM STATUS IN THE STACK

NPSAP consists of a 7-bit segment number and most significant eight bits of the offset. In AmZ8002 this pointer contains the most significant eight bits of the address. The CPU utilizes a predetermined value in the least significant eight bits of the NPSAP offset. Figure 28 and Figure 29 show the New Program Status Area format. For example, in AmZ8001, the first four locations are used for segmentation error, next four locations for system call trap and so on.

The format of storage for all interruptions is the same. In AmZ8001, New Program Status is contained in four consecutive memory locations. These are in ascending order, Reserved Word, New FCW, new PC SEG and PC OFFSET. The first location for every new processor status area of AmZ8001 is reserved for future CPU expansion and should not be used in the interest of upward software compatibility. In the AmZ8002, only two memory locations are needed for the new processor status information. Two consecutive memory locations in ascending address are used for new FCW and new PC.



FIGRE 28. AMZ8001 New Program Status Area




FIGURE 29. AMZ8002 NEW PROGRAM STATUS AREA

Instruction Format

The CPU instructions are one to five words long depending on the type of instruction and addressing mode. Instructions are located in memory and must be word aligned. The first word of an instruction always contains the opcode. Depending on the addressing mode, one or more words will follow the opcode word of an instruction. Figure 30 illustrates the general opcode word format. Some instructions contain fields that differ from the generalized format shown. All such variations can be ascertained by referring to the individual instruction descriptions found in later sections of this document. In Figure 30, the Mode Field (bit 14 and bit 15), together with bit 12 and bit 13 and bits 4, 5, y and 7 determine the applicable addressing mode. Bit 8 of the opcode word specified word or byte operand whenever applicable. Table 3 is a summary of addressing mode decoding. Bits 4, 5, 6 and 7 normally designate a general purpose register. Note that when designating a register pair, bit 4 must be zero and only 5, 6 and 7 are used.

From Table 3 it can be seen that for Register Mode of addressing there are no restrictions on the values of bits 4, 5, 6 and 7. Only the Mode field is needed to specify this addressing mode. This allows designating any general purpose register. However, for IM, RA and DA addressing modes, bits 4, 5, 6 and 7 must all be zero. For these addressing modes zeros in bits 4, 5, 6 and 7 are not interpreted as general purpose register number zero. Similarly, for IR, BA, X and BX addressing modes, bits 4,5, 6 and 7 cannot be zero. In other words, general purpose register number zero cannot be used in these addressing modes. It should be emphasized that if a register pair is needed for these addressing modes, bit 4 is always zero and non-zero comment applies to bits 5, 6 and 7.




FIGURE 30. GENERAL INSTRUCTION FORMAT

MODE BITS 15, 14	OP CODE BITS 13, 12	REG BITS 7,6,5,4	ADDRESSING MODE
1 0	XX	XXXX	R
0 0	Any Value but 1 1	0	300090 IM
0 0	Any Value but 1 1	Non-Zero	IR
0 0	1 1	0	RA
0 0	1 1	Non-Zero	BA
0.1	XX	0	DA
0 1	Any Value but 1 1	Non-Zero	X
0 1	1.1	Non-Zero	ВХ

Table 3. Addressing Mode Encoding

Input/Output | Lorenterm that because weekf 45.4 bears 3 30 att to confident water

A set of input/output (I/O) instructions is provided to perform 16-bit or 8-bit transfers between the CPU and I/O devices. Input/Output devices are addressed using a 16-bit address called port address. Conceptually the port address is very similar to a memory address. Logically, however, port address space is not a part of the memory address space. Although memory and port address information is physically transmitted on the same bus lines in hardware, means are provided to distinguish memory addresses from I/O addresses using status output lines supplied by the CPU. Port address generation uses the same methodology that is used to generate operand addresses in the non-segmented CPU using IR and DA addressing modes.

Two types of I/O instructions are available - standard I/O and special I/O. The address space used by the special I/O is logically separate from the standard I/O. Special I/O address space can be distinguished from the standard I/O space using the status output lines from the CPU. A byte transferred using the standard I/O instruction appears on the least significant 8 bus lines in hardware. However, when transferring a byte using special I/O instruction, the byte will be on the most significant 8 bus lines. This is the only major difference between standard I/O and special I/O operations. Major discussion on the special I/O instructions is beyond the scope of this document. It should be enough to mention that special I/O instructions are intended for communicating with the Memory Management unit. The I/O instructions exist not only to transfer single words or bytes of data, but also blocks of data from contiguous memory locations.

Condition Codes

The Condition Code (CC) is a 4-bit field in some instructions that specifies certain flag settings. The operation performed by the instruction is in most cases determined by the outcome of comparing the actual flag settings with that specified by the CC field. Instructions that specify CC field include conditional jumps, return from subroutine and block/string manipulating instructions. The Condition Code definitions consist of true and

false settings of the C, Z and P/V flags, signed and unsigned comparisons as shown in Table 4. One of the CC values specifies unconditional combination in which flag settings are ignored.

many and port address information is physically transmitted on the same alless in hardware, means are provided to distinguish namory addresses up the addresses using status putput time sepolical by the 170. Port direct generation uses the same methodology that 's used to generate soland addresses in the non-sugmented CPO using in and DA addression. The address space used by the special L/C is togically seberate on the standard L/O. The address space used by the special L/C is togically seberate the standard L/O. Space using the standard L/O. Space using the standard L/O and address from the standard L/O space using the standard L/O instruction appears on the byte using special L/O destruction, the byte will be on the meat an the printing the special L/O destruction, the byte will be on the meat antificant C out lines. This is the only major dictornoce between gentficant C out lines. This is the only major dictornoce between gentfaced L/O and appears for this decument. It seemid be compacted to meation that special L/O instructions are intended for seemal FO instructions are intended for seemal FO instructions are intended for seemal.

a bed not sibned

he Condition Code (CC) is a N-bit field in some instructions that specifics entain flag settings. The operation parthread by the inscrunition is in det cases determined by the outcode of copyring the setual flag settings its thet specified by the CC field instructions that specify CC field active conditions jumps, return from subscribes and block/scribe manification that such an extending manification for a set of the condition that such as the condition of the conditions conditions that conditions the conditions are conditions.

CC FIELD		MEANI	ING THE STATE OF T	FLAGS
1110	NZ	-	Not zero	Z = Ø
0110	Z	-	Zero	Z = 1
1111	NC	nia 16	No carry	C = Ø
0111	С	-	Carry	C = 01 20ux3801 You
1100	PO	-	Parity odd	P/V = Ø
0100	PE	10.00	Parity even	P/V = 1
1101	PL 18	14.	Plus	S = Ø
0101	MI	Page 1	Minus	S = 1
1110	NE NE	a763	Not equal	Z = Ø
0110	EQ	11-110	Equal Managara	A = 11 good boars
1100	NOV	es or	Overflow is reset	P/V = Ø
0100	OV	182513	Overflow is set	P/V = 1
	SIGNED C	OMPAR	ISONS:	bness
1001	GE	-	Greater than or equal	S XOR P/V = \emptyset
0001	LT	bbs s	Less than	S XOR P/V = 1
1010	GT	is et l	Greater than	Z OR (S XOR P/V)
0010	LE .	- XI dip	Less than or equal	Z OR (S XOR P/V)
EL GMEKE 36%	UNSIGNED	COMP	ARISONS:	oeis mas nollowskie
1111	LGE	94000	Logical greater than or equal	C = Ø
0111 bus raicaine	LLT 1 sessents (FI) a	eli or	Logical less than	C = 1
1011	LGT	kla_po 10 17	Logical greater than	$C = \emptyset AND Z = \emptyset$
0011	LLE	en <u>i</u> s ve ni	Logical less than or equal	C OR Z = 1
1000	UNCON	DITIO	NAL	iet saldourseni pla

TABLE 4. CC - FIELD DECODING

INSTRUCTION SET

The following pages contain detailed description of the individual instructions. Figure 31 illustrates a sample of the information presented with each instruction.

Top left hand corner shows the title of the instruction and then the mnemonic at the top center in each page. If an instruction is priviliged, this fact will be noted to the right of the mnemonic. The operation performed by the instruction is represented by symbolic notation or a simple diagram whenever possible. In the symbolic notation, the operand lengths are designated by two integers separated by a colon between two angled brackets. For example dst<0:15> means that the destination operand occupies 16-bits. If there is only one integer contained between the brackets then the integer represents the bit number in an operand. For example, src<8> means bit number 8 of the source operand.

A detailed description of the instruction follows the operation. Also shown with each instruction are the applicable addressing modes for that instruction. The instruction format is shown with appropriate fields labelled. The instruction format shows the pre-assigned bit patterns for the fields whenever appropriate. The number of memory locations occupied by the instruction can also be found in the instruction format. For example, in Figure 31, SETB instruction using R addressing mode occupies one memory word.

To the left of the instruction format are the CPU characteristics and offset representation using the following abbreviations: S = Segmented, NS = Non-segmented, SSO = Segmented Short Offset, SLO = Segmented Long Offset. The numbers to the right of the instruction format represent the execution time for the instruction in number of clock cycles. Above each instruction format is the general notation representing the operands needed for the instruction. At the bottom of each page is a description and summary of the flags affected. Any shaded areas in the instruction formats are reserved for future CPU expansion and should not be used.




FIGURE 31. SAMPLE INSTRUCTION PAGE

RESTANTANTE

Execution I me (clock cycles)

temper neitouriest

ADC Rd, Rs

R S,NS 1,0,1,1,0,1,0,1 Rs Rd

5 Operation

dst<0:15> +src<0:15> + dst<0:15> + C

Description

The contents of the general purpose registers designated by the Rs (source) and Rd (destination) fields of the instruction are added together along with the carry flag to obtain the result. The 16-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

Flags:

C: Set to 1 if there is carry from the most significant bit position of the word. Reset otherwise.

beinsmess-noW

- Z: Set to 1 if result is zero.
 Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.

C Z S P/V AFFECTED

DA H UNAFFECTED

Rd

ADCB Rd, Rs S,NS 1 0 1 1 0 1 0 0 Rs

Operation

Dst<0:7> + Src<0:7>+ Dst<0:7>+ C

Description


The contents of the general purpose byte registers designated by the Rs (source) and Rd (destination) fields of the instruction are added together along with the carry flag to obtain the result. The 8-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

Flags:


- C: Set to 1 if there is a carry from most significant bit position of the byte. Reset otherwise.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.
- DA: Reset always.
- H: Set to 1 on carry from the least significant digit of result. Reset otherwise.

C Z S PV DA H AFFECTED UNAFFECTED

		ADD Rd, Rs		
R	S,NS	1 0 0 0 0 0 0 1 Rs Rd	4	Operation Operation
				dst<0:15> + dst<0:15>
		ADD Rd, IM		ustvu:152 **Srcvu:152 + ustvu:152
IM	S,NS	0 0 0 0 0 0 0 1 0 0 0 0 Rd	7	
		OPERAND		
		ADD Rd, src		Description
IR	S,NS	0 0 0 0 0 0 0 1 Rs ≠ 0 Rd	7	Source operand and destination operand words are added together
		data presio represor		and the 16-bit result is loaded into the destination. The
		ADD Rd, src		contents of the source are not altered and the original con-
DA	NS	0 1 0 0 0 0 0 1 0 0 0 0 Rd	9	tents of the destination are lost. The source is determined
		ADDRESS		by the applicable addressing mode and the destination is always a
		ADD Rd, src		general purpose register designated by the Rd field of the
DA	SSO	0 1 0 0 0 0 0 1 0 0 0 0 Rd	10	instruction.
211	550	O SEGMENT OFFSET		
		ADD Rd, src		
DA	SL0	0 1 0 0 0 0 0 1 0 0 0 0 Rd	12	
		1 SEGMENT		
		OFFSET		
		ADD Rd, src		
Χ	NS	0 1 0 0 0 0 0 1 Rs ≠ 0 Rd	10	
		ADDRESS		
Χ	SSO	ADD Rd, src	10	
^		0 1 0 0 0 0 0 1 Rs ≠ 0 Rd 0 SEGMENT OFFSET	10	
		O SEGMENT OFFSET		Flags:
		ADD Rd, src		C: Set to 1 if there is a carry
X	SLO	0 1 0 0 0 0 0 1 Rs ≠ 0 Rd	13	from the most significant bit position of the word.
		1 SEGMENT		Z: Set to l if result is zero. Reset otherwise.
		OFFSET		S: Set to 1 if result is negative. Reset otherwise.
				P/V: Set to 1 on arithmetic over- flow.
		ALE CERT AND THE ART		
		C Z S PV AFFECTED		
		DA H UNAFFECTED		



		ADDL Rd, Rs		
R	S,NS	10010110 Rs Rd	8	<u>Operation</u>
		ADDL Rd, IM		dst<0:31> + src<0:31> + dst<0:31>
IM	S,NS	0 0 0 1 0 1 1 0 0 0 0 0 Rd	14	
211		31 OPERAND 16		Description
		15 OPERAND 0		Source operand and destination
		ADDL Rd, src		operand long words are added together and the result is loaded into the destination.
IR	S,NS	0 0 0 1 0 1 1 0 Rs≠0 Rd	14	The contents of the source
1 K	12 7/12 (40)	greate a me netatre		original contents of the destination are lost. The
				source is determined by the applicable addressing mode and
DA	NS		15	general purpose register pair
		ADDRESS		designated by the Rd field of the instruction.
		ADDL Rd, src		
DA	SSO	0 1 0 1 0 1 1 0 0 0 0 0 Rd	16	
		O SEGMENT OFFSET		
		ADDL Rd, src		
DA	SLO	0 1 0 1 0 1 1 0 0 0 0 0 Rd	18	
		1 SEGMENT		
		OFFSET		
		ADDL Rd, src		No. M. B.
Χ	NS	0 1 0 1 0 1 1 0 Rs≠0 Rd	16	
		ADDRESS		
		ADDL Rd, src		
Χ	SSÓ	0 1 0 1 0 1 1 0 Rs≠0 Rd	16	
		O SEGMENT OFFSET		
		40 1004		
Χ	SLO	ADDL Rd, src	19	
		1 SEGMENT		Flags:
		OFFSET		C: Set to l if there is a carry from the most significant bit position of the long wor Z: Set to l if result is zero. Reset otherwise. S: Set to l if result is negative. Reset otherwise. P/V: Set to l on arithmetic overflow.
		C 7 S PV AFFECTED		



		ANDB Rd, src		
R	S,NS	1 0 0 0 0 1 1 0 Rs Rd	4	Operation Operation
		ANDB Rd, src		dst<0:7> ← dst<0:7>∧src<0:7>
IM	S,NS	0 0 0 0 0 1 1 0 0 0 0 0 Rd	7	
		OPERAND		
		A MANUAL DANIES DANIES DANIES		<u>Description</u>
		ANDB Rd, src		A logical AND operation is performed between the corres-
IR	S,NS	0 0 0 0 0 1 1 0 Rs≠0 Rd	7	ponding bits of the source and destination bytes. The source operand is determined by the
		ANDB Rd, src		applicable addressing mode, while the destination operand
DA	NS	0 1 0 0 0 1 1 0 0 0 0 0 Rd	9	is always a general purpose byte register, designated by the
		ADDRESS		Rd field of the instruction. The result of the operation is
		zHogous agross and		loaded into the destination, whose original contents are
DA		ANDB Rd, src	10	lost. The source contents are not altered.
DA	SSO	0 1 0 0 0 1 1 0 0 0 0 0 Rd 0 SEGMENT OFFSET	10	
		O SEGMENT OFFSET		
		ANDB Rd, src		
DA	SLO	0 1 0 0 0 1 1 0 0 0 0 0 Rd	12	
		1 SEGMENT		
		OFFSET		
		ANDB Rd, src		
Χ	NS	0 1 0 0 0 1 1 0 Rs≠0 Rd	10	
		ADDRESS		
Χ	SSO	ANDB Rd, src		
٨	550	0 1 0 0 0 1 1 0 Rs≠0 Rd 0 SEGMENT OFFSET	10	
		O SEGMENT OFFSET		
		ANDB Rd, src		
Χ	SLO	0 1 0 0 0 1 1 0 Rs≠0 Rd	13	
		1 SEGMENT		
		OFFSET		
				Flags:
		Total of the section of the section		Z: Set to 1 if result is 0.
		Z S PV AFFECTED		Reset otherwise. S: Set to 1 if result is negative
		C DA H UNAFFECTED		Reset otherwise. P/V: Set to 1 if parity of result

BIT dst, Rs

R S,NS 0 0 1 0 0 1 1 1 0 0 0 0 Rs 10 Operation Rd

Description


The selected bit of the word destination register is tested and the Z flag is affected. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit to be tested is determined from a binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field. The contents of the destination are unaltered.

Z AFFECTED


C S PV DA H UNAFFECTED

Flags:

Z: Set to 1 if selected bit of destination operand is zero. Reset otherwise.



R



10

Operation

Description


The selected bit of the byte destination register is tested and the Z flag is affected. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit to be tested is determined from a binary decode of the least significant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The contents of the destination are unaltered.


Z AFFECTED

C S PV DA H UNAFFECTED

Flags:

Z: Set to 1 if selected bit of destination operand is zero. Reset otherwise.





RA S,NS 1 1 0 1 Displacement

Operation (segmented)

15.10

R15<0:15> + R15<0:15> -2

(RR14<0:22>) + Updated PC OFFSET

R15<0:15> + R15<0:15> -2

(RR14<0:22>) + PC Segment

PC OFFSET + Updated PC OFFSET +

2x displacement

Operation (non segmented)

R15<0:15> + R15<0:15> -2

(R15<0:15>) + Updated PC


PC + Updated PC + 2 x displacement

Description


The program return address is pushed onto the stack addressed by the implied stack pointer register (R15 non segmented, RR14 segmented). The signed 12 bit displacement field of the instruction is sign extended and left shifted (word aligned) before being added to the return address. The result is then loaded into the program counter to produce a jump address. The program counter segment number remains unaltered. The range of the relative call is +2047 to -2048 words with respect to the updated PC.


C Z S PV DA H UNAFFECTED

Flags are not affected.



		CLRB dst			
R	S,NS	10001100 Rd 1000	7	<u>Operation</u>	
		CLRB dst		dst <∅:7 > ← ∅	
IR	S,NS	0 0 0 0 1 1 0 0 Rd 1 0 0 0	8		
		CLRB dst		Description	
	NS		11		eplaced
		ADDRESS		with zeros. The origing contents of the destination are lost.	nal ation
		CLRB dst		The destination is dete	
DA	SSO		12	by the applicable address mode.	essing
		O SEGMENT OFFSET			
		CLRB dst			
DA	SLO	0 1 0 0 1 1 0 0 0 0 0 0 1 0 0 0	14		
		1 SEGMENT			
		OFFSET			
		CLRB dst			
Χ	NS	0 1 0 0 1 1 0 0 Rd≠0 1 0 0 0	12		
		ADDRESS			
		CLRB dst			
Χ	SSO	0 1 0 0 1 1 0 0 Rd≠0 1 0 0 0	12		
		O SEGMENT OFFSET			
		CLRB dst			
Χ	SLO	0 1 0 0 1 1 0 0 Rd ≠ 0 1 0 0 0	15		
		1 SEGMENT			
		OFFSET			
		AFFECTED		Flags are not affected	





		COMB dst		
R	S,NS	10001100 Rd 0000	5	Operation
		COMB dst		dst<0:7> + dst<0:7>
IR	S,NS	0 0 0 0 1 1 0 0 Rd 0 0 0 0	12	
				Description
DA	NS	0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0	15	The contents of the destination byte operand are complemented.
			iemi iemi	The destination operand is determined by the applicable addressing mode.
		COMB dst		
DA	SSO	0 1 0 0 1 1 0 0 0 0 0 0 0 0 0	16	
		O SEGMENT OFFSET		
		COMB dst		
DA	SLO	0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0	18	
		1 SEGMENT		
		OFFSET		
		COMB dst		
Χ	NS	0 1 0 0 1 1 0 0 Rd ≠ 0 0 0 0 0	16	
		ADDRESS		
		COMB dst		
Χ	SSO	0 1 0 0 1 1 0 0 Rd≠0 0 0 0 0	16	
		O SEGMENT OFFSET		
		COMB dst		
Χ	SLO	0 1 0 0 1 1 0 0 Rd ≠ 0 0 0 0 0	19	
		1 SEGMENT		
		OFFSET		
				Flags:
				Z: Set to 1 if result is zero. Reset otherwise.
		Lose 19		S: Set to 1 if result is negative Reset otherwise. P/V: Set to 1 if parity of result
		Z S PV AFFECTED		is even. Reset otherwise.
		C DA H UNAFFECTED		

COMFLG
S,NS 1 0 0 0 1 1 0 1 C Z S PV 0 1 0 1 7

<u>Operation</u>

Description


The CPU flags C,Z,S and P/V are complemented or unaltered, according to the bit settings in the instruction field as described in the table below.


Instruction bit	if = Ø	if ₁	
7	no effect	complement C flag	
6	no effect	complement Z flag	
5	no effect	complement S flag	
4	no effect	complement P/V flag	

Flags:

See above

С	Z	S	PV			AFFECTED
				DA	н	UNAFFECTED





word, autodecrement



CPD dst, src, Rc, CC

IR S,NS

1	0	1	1	1	0	1	1	Rs	1 0	0 0
0	0	0	0		Ro	2		Rd		СС

Operation

20

If result of dst<0:15>- src<0:15> meets CC condition in instruction.

Z flag ← 1

Rs<0:15> + Rs<0:15>- 2 Rc<0:15> + Rc<0:15>- 1

Description

The source word operand is compared to the destination word operand by subtraction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. Both source and destination operands are unaltered, and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 2.

	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

CPDB dst, src, Rc, CC

IR

s,NS	1	0	1	1	1	0	1	0	Rs	1000
	0	0	0	0		R	0		Rd	cc

Operation

20

If result of dst<0:7>- src<0:7> meets CC condition in instruction Z flag \leftarrow 1

Rs<0:15> + Rs<0:15>- 1 Rc<0:15> + Rc<0:15>- 1

Description

The source byte operand is compared to the destination byte operand by subtraction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 1.

	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE register to memory word, autodecrement

IR

CPDR

and repeat

CPDR dst, src, Rc, CC

S,NS 1 0 1 1 1 0 1 1 Rs 1 1 0 0 0 0 0 0 Rc Rd CC

*n is the number of iterations

11 + 9n* Operation

If dst<0:15>- src<0:15>meets
CC condition in instruction.

Z flag + 1

Rs<0:15> + Rs<0:15>- 2

R < 0:15 > + R < 0:15 > -1

repeat until termination

Description

The source word operand is compared to the destination word operand by subtraction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 2, and the operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE register to memory byte, autodecrement and repeat



IR S,NS

CPDRB dst, src, Rc, CC 10111010 Rs 100 0000 Rc Rd CC

*n is the number of iterations

11 + 9n* Operation

> If dst<0:7>- src<0:7>meets CC condition in instruction.

Z flag + 1

Rs<0:15> + Rs<0:15>- 1

Rc<0:15> + Rc<0:15>- 1

repeat until termination

Description


The source byte operand is compared to the destination byte operand by subtraction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by I and th operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

AFFECTED UNAFFECTED Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

CPI dst, src, Rc, CC

IR



Operation

20

If result of dst<0:15>- src<0:15> meets CC condition in instruction.

Z flag + 1

 $Rs<0:15> \leftarrow Rs<0:15>+ 2$ Rc<0:15> + Rc<0:15>- 1

Description

The source word operand is compared to the destination word operand by subtraction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. Both the source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 2.

	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

Flags:


Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

COMPARE register to memory byte, autoincrement.

CPIB

CPIB dst, src, Rc, CC

IR



Operation

20

If result of dst<0:7>- src<0:7>
meets CC conditon in instruction.

Z flag ← 1

Rs<0:15> + Rs<0:15>+ 1 Rc<0:15> + Rc<0:15>- 1


Description

The source byte operand is compared to the destination byte operand by subtraction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. Both the source and destination operands are unaltered, and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 1.

	Z		PV			AFFECTED	
С		S	1	DA	Н	UNAFFECTED	

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.



IR		CP IM, dst	-	25 years () Democracy (Section Annals)
ΙK		0 0 0 0 1 1 0 0 Rd 0 0 0 1	11	Operation Operation
		OPERAND		Use result of dst<0:7>- src<0:7>
		CP IM, dst		to set flags.
DA	NS	0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1	14	nest and the second
חע	sea trui		14	Description
				The immediate source byte operand is compared with the destination
				byte operand. The destination operand is determined by the
		CP IM, dst		applicable addressing mode. The
DA	SSO	0100110000000001	15	contents of the destination operand are unaltered.
		OPERAND		
		O SEGMENT OFFSET		
		0.17021		
		CP IM, dst		
DA	SLO	0 1 0 0 1 1 0 0 0 0 0 0 0 0 1	17	
		OPERAND		
		O SEGMENT		
		OFFSET		
V		CP IM, dst		
Χ	NS	0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1	15	
		OPERAND		
		ADDRESS		
		CP IM, dst		
Χ	SSO	0 1 0 0 1 1 0 0 Rd ≠ 0 0 0 0 1	15	
^		OPERAND		
		O SEGMENT OFFSET		
		CP IM, dst		
Χ	SLO	0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1	18	
		OPERAND		Flags:
		1 SEGMENT		C: Reset on carry from most
		OFFSET		significant bit of result.
				Otherwise set to 1, indicating a borrow.
				Z: Set to l if result is 0. Reset otherwise.
				S: Set to 1 if result is negative. Reset otherwise.
		C Z S PV AFFECTED		P/V: Set to 1 on arithmetic over-
		DA H UNAFFECTED		flow. Reset otherwise.

COMPARE register to memory word autoincrement and repeat



CPIR dst, src, Rc, CC

IR S.NS

1	0	1	1	1	0	1	1	Rs	0	1	0	0
0	0	0	0	Rc				Rd	I	1	cc	

*n is the number of iterations

11 + 9n* Operation

If dst<0:15>- src<0:15>meets CC condition in instruction. Z flag ← 1

Rs<0:15> + Rs<0:15>+ 2 Rc<0:15> + Rc<0:15>- 1

repeat until termination

Description

The source word operand is compared to the destination word operand by subtraction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the content of the general purpose word register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		PV		AFFECTED	
С		s		DA H	UNAFFECTED	


Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

COMPARE register to memory byte autoincrement and repeat



IR



*n is the number of iterations

11 + 9n* Operation

> If dst<0:7>- src<0:7>meets CC condition in instruction. Z flag + 1

 $Rs<0:15> \leftarrow Rs<0:15>+1$ Rc<0:15> + Rc<0:15>- 1


repeat until termination

Description

The source byte operand is compared to the destination byte operand by subtraction The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. Both the source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 1, and the operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		PV			AFFECTED
C		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



CPSD dst. src. Rc. CC

IR s,Ns

1	0	1	1	1 0	1	1	Rs	1	0	1	0
0	0	0	0	30	Rc		Rd	T	C	С	

25 Operation

> If result of dst<0:15>- src<0:15> meets CC condition in instruction,

Z flag ← 1

Rs<0:15> + Rs<0:15>-2 Rd<0:15> + Rd<0:15>-2

Rc<0:15> + Rc<0:15>-1

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are decremented by

	Z		PV			AFFECTED
С		s	40	DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

IR

byte strings in memory, autodecrement



CPSD dst, src, Pc, CC

S,NS

1	0	1	1	1	0	1	0	Rs	1 0 1 0
0	0	0	0		ı	RC		Rd	cc

Operation

25

If result of Dst<0:7> - Src<0:7>

meets CC condition, Z flag + 1

Rs<0:15> + Rs<0:15> - 1

Rd<0:15> + Rd<0:15> - 1

Rc<0:15> + Rc<0:15> - 1

Description

The source byte operand is compared to the destination byte operand. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are decremented by 1.

	Z		PV	1		AFFECTED
С		S		DA	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

COMPARE word strings in memory, autodecrement and repeat



CPSDR dst, src, Rc, CC

*n = number of

iterations

IR



11 + 14n*

Operation

If result of dst<0:15>- src<0:15>

meets CC condition in instruction

 $Z flaq \leftarrow 1$

Rs<0:15> + Rs<0:15>- 2

Rd<0:15> + Rd<0:15>- 2

Rc<0:15> + Rc<0:15> - 1

repeat until termination

Description


The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both decremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

C S DA H UNAFFECTED		Z		PV			AFFECTED
Tend a rest 2 th good was datable const _stell for mi does?	C	Г	S		DA	Н	UNAFFECTED
		94	19				

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

CPSDRB



AFFECTED UNAFFECTED Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

CPSI dst, src, Rc, CC

IR S,NS

1 1 1	0 1 1	Rs	0010
0 0	Rc	Rd	cc .
	The state of the s	THE RESERVE THE PROPERTY OF THE PERSON NAMED IN	00 Rc Rd

25 Operation

If result of dst<0:15> - src<0:15>

meets CC condition in instruction.

Z flag ← 1

Rs <Ø:15> + Rs<0:15>+ 2

Rd<0:15> + Rd<0:15>+ 2

Rc<0:15> + Rc<0:15>-1

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are incremented by 2.

	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

S,NS

CPSIB dst, src, Rc, CC

IR

1	0	1	1	1010	Rs	0 0 1 0
0	0	0	0	Rc	Rd	CC

25 Operation

If dst<0:7> - src<0:7>

meets CC condition in instruction

Z flag + 1

Rs<0:15> + Rs<0:15>+ 1 Rd<0:15> + Rd<0:15>+ 1 Rc<0:15> + Rc<0:15>- 1

Description

The source byte operand is compared to the destination byte operand by subtraction. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. Both source and destination operands are unaltered. The contents of the Rs and Rd registers are incremented by 1.

	Z		PV			AFFECTED
С	0	S	П	DA	Н	UNAFFECTED


- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE word strings in memory, autoincrement and repeat



CPSIR dst, src, Rc, CC

IR



11 + 14n*

*h = number of iterations Operation

If result of dst<0:15>- src<0:15> meets CC conditon in instruction.

Z flag + 1

Rs<0:15> + Rs<0:15> + 2

Rd<0:15> + Rd<0:15>+ 2

R < 0:15> + R < 0:15> - 1

repeat until termination

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both incremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are \emptyset or CC condition is met. This instruction is interruptible.

AFFECTED UNAFFECTED

Flags:


Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.



CPSIRB dst, src, Rc, CC

*n = number of iterations

IR s,Ns



11 + 14n* Operation

If dst<0:7>- src<0:7> meets

CC condition in instruction.

Z flag ← 1

Rs<0:15> + Rs<0:15>+ 1

Rd<0:15> + Rd<0:15>+ 1

Rc<0:15> + Rc<0:15>- 1

repeat until termination

Description

The source byte operand is compared to the destination byte operand. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both incremented by 1. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

DAB Rd Operation


R S,NS 1 0 1 1 0 0 0 0 Rd 0 0 0 0 5 dst<0:7> + dst<0:7> + BCD<0:7>

Description

A destination byte register, designated by the Rd field of the instruction, is adjusted by the addition of the BCD operand given in the table below. This instruction converts a byte (binary representation) into a two digit binary coded decimal representation, following an arithmetic operation.


PRECEDING ARITHMETIC OPERATION	C FLAG BEFORE DAB	dst<4:7> (HEX)	H FLAG BEFORE DAB	dst<0:3> (HEX)	BCD<0:7>	C FLAG AFTER DAB
	0	0-9	0	0-9	00	0
	0 11	0-8	0	A-F	06	0
AUUD	0	0-9	1	0-3	06	0
	0	A-F	J	0-9	60	1
	0	9-F	0	A-F	66	1
		A-F	1	0-3	66	1
	Street lexed	0-2	0	0-9	60	1
		0-2	0	A-F	66	1
	The protes	0-3	1	0-3	66	1
oparation u	0	0-9	0	0-9	00	0
3000	0	0-8	1	6-F	FA	0
SBCB	the postess	7-F	0	0-9	AO	1
	mas 12 no	6-F	1	6-F	9A	1

- C: Set or reset according to table.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if the most significant bit of the result is set. Reset otherwise.



and jump on nor zero

RA



1 Operation

Rc<0:7> \leftarrow Rc<0:7> - 1

If Rc<0:7> - 1 \neq 0

Then PC \leftarrow Updated Pc-2x displacement


Otherwise PC \leftarrow Updated PC

Description

The contents of the general purpose byte register designated by the Rc field of the instruction are decremented, and if this produces a nonzero result, a jump is executed. The jump address is obtained by subtracting the contents of the 7 bit displacement field, which has been left shifted (ie word aligned) from the contents of the updated program counter (ie incremented by 2). The resultant address is loaded into the program counter and is used as the jump destination. The instruction displacement field is interpreted as a 7 bit unsigned integer. Thus the range of the relative jump is Ø to -127 words with respect to the updated PC.


If the register decrementation produces a zero result, then the contents of the program counter are merely updated by incrementing by 2.


C Z S PV DA H UNAFFECTED



	Z	S	P/V			AFFECTED
С				DA	Н	UNAFFECTED

- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
 P/V: Set to 1 on arithmetic overflow.
- Reset otherwise.






Operation

FCW<11> \(\phi \) for N=\(\phi \)
FCW<11> \(\phi \) FCW<11> for N=1
FCW<12> \(\phi \) for V=\(\phi \)
FCW<12> \(\phi \) FCW<12> for V=1

Description

The interrupt enables in the FCW are reset to Ø dependent upon the values of the N & V bit within the instruction. A value of 1 in these bit positions causes the relevant interrupt enable to be unaltered, and a value of Ø causes the relevant interrupt enable to be Reset. The bit designated V in the instruction controls the vectored interrupt enable bit and the bit designated N controls the non-vectored enable interrupt bit.

C Z S PV DA H UNAFFECTED



R	S,NS	DIVL dst, src	723	
К	5,115	10011010 Rs Rd] /25	Operation Operation
		DIVL dst, src		dst<0:31> + dst<0:63> /src<0:31> dst<32:63> + Remainder
MI	S,NS	000110100000 Rd		ds(\)2:032 + Remainder
		31 OPERAND 1		
		15 OPERAND	0	A 64-bit signed integer
		DIVI data and		(dividend) is contained in a quadruple destination
T.D.	S,NS	0 0 0 1 1 0 1 0 Rs≠0 Rd	723	register designated by the Rd field of the instruction.
IR	3,N3	0 0 0 1 1 0 1 0 Rs≠0 Rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A 32-bit signed integer
		DIVL dst, src	_	source operand (divisor) is determined by the
DA	NS	010110100000 Rd	724	applicable addressing mode. Division is performed to
		ADDRESS		obtain a 32-bit quotient and a 32-bit remainder.
		DIVL dst, src		The quotient is loaded into
DA	SSO	0 1 0 1 1 0 1 0 0 0 0 0 Rd		the least significant desti- nation register pair. The
		O SEGMENT OFFSET	725	remainder is loaded into the most significant desti-
		n netsent sehr selt demo	131310	nation register pair. The source operand is not altered.
DA	CI O	DIVL dst, src	ר	The original contents of the
DA	SLO	0 1 0 1 1 0 1 0 0 0 0 0 Rd	727	destination are lost unless the division operation is- aborted. This occurs if the
		1 SEGMENT	121	divisor is zero or if the magnitude of the divisor is
		OFFSET	J	less than or equal to the magnitude of the high order
		DIVL dst, src	_	half of the dividend.
Χ	NS	0 1 0 1 1 0 1 0 Rs≠0 Rd	725	The aborted instruction takes a maximum of 60 clock cycles.
		ADDRESS		a maximum of the clock cycles.
		DIVL dst, src		
X	SSO	0 1 0 1 1 0 1 0 Rs≠0 Rd]	
		O SEGMENT OFFSET	725	A CONTRACTOR OF THE STATE OF TH
		Land of the same		
	SLO	DIVL dst, src	7	Flags:
^	THE PART OF	0 1 0 1 1 0 1 0. Rs≠0 Rd	728	C: Set to 1 if the quotient is
		T SEGMENT		less than -2 ³¹ or greater than/ equal to 2 ⁺³¹ . Reset otherwise.
		Teta M. I. on and I rays of the least	_	Z: Set to l if either the quotient or divisor is zero. Reset
				otherwise. S: Set if quotient is negative. Reset otherwise.
			F	P/V: Set to 1 if division is
		C Z S PV AFFECTED	Testores.	aborted. Reset otherwise.
		ALL COLLEGE	-	

RA

DJNZ Rc, d

11 Operation


Rc<0:15> \leftarrow Rc<0:15> - 1 If Rc<0:15> \neq 0 Then PC \leftarrow Updated PC-2x displacement Otherwise PC \leftarrow Updated PC

Description

The contents of the general purpose word register designated by the Rc field of the instruction are decremented and if this produces a nonzero result, a jump is executed. The jump address is obtained by subtracting the contents of the 7 bit instruction displacement field which has been left shifted (ie word aligned) from the contents of the updated program counter (ie incremented by 2). The resultant address is loaded into the program counter and is used as the jump destination. The displacement field is interpreted as a 7 bit unsigned integer. Thus the range of the relative jump is \emptyset to -127 words with respect to the updated PC.

If the register decrementation produces a zero result, then the contents of the program counter are merely updated by incrementing by 2.

C Z S PV DA H UNAFFECTED



Operation

 $FCW<|1|> + 1 for N=\emptyset$

FCW<11> + FCW<11>for N=1


FCW<12> ← 1 for V=Ø


FCW<12> + FCW<12>for V=1


Description

The interrupt enables in the FCW are set to 1 dependent upon the values of the N & V bits within the instruction. A value of 1 in these bit positions causes the relevant interrupt enable to be unaltered, and a value of \emptyset causes the relevant interrupt enable to be set. The bit designated V in the instruction controls the vectored interrupt enable bit and the bit designated N controls the non-vectored interrupt enable bit.

C Z S PV DA H UNAFFECTED







If dst<0:15> is negative dst<16:31> \leftarrow 1's otherwise dst<16:31> \leftarrow Ø

Description

The destination is a general purpose register pair, designated by the Rd field of the instruction. The sign bit of the less significant register of the pair is copied into each bit position of the most significant register. In this manner, the sign of the operand is preserved as the operand is extended from 16 to 32 bits in length.

C Z S PV DA H UNAFFECTED

EXTSB Rd R S,NS 10110001 0000 11 Operation If dst<0:7> is negative dst<8:15> + 1's otherwise dst<8:15> + Ø Description The destination is a general purpose register, designated by the Rd field of the instruction. The sign bit of the the less significant byte of the register is copied into each position of the most significant byte. In this manner, the sign of the operand is preserved as the operand is extended from 8 to 16 bits. AFFECTED Flags are not affected. UNAFFECTED

If dst<0:31> is negative dst<32:63> \leftarrow 1's Otherwise dst<32:63> \leftarrow Ø

Description

The destination is a general purpose register quad designated by the Rd field of the instruction. The sign bit of the less significant register pair of the quad is copied into each bit position of the most significant register pair. In this manner, the sign of the operand is preserved as the operand is extended from 32 to 64 bits.

C Z S PV DA H UNAFFECTED

HALT

0 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 8

8 + 3n*


*Interrupts are recognized at the end of each 3 cycle period.

Description


Instruction execution is suspended and CPU will be in a wait state until an interrupt or reset is received.

While in wait state, bus requests will be acknowledged and memory refresh will continue.

C Z S PV DA H UNAFFECTED





of the instruction is loaded from an input port. The port address is determined by the applicable addressing mode. The original contents of the destination are lost.



C Z S PV DA H UNAFFECTED

Flags are not affected.





IND memory, autodecrement

IR



Operation 21

> dst<0:15> + src<0:15> Rd<0:15> + Rd<0:15> - 2 Rc<0:15> + Rc<0:15> - 1

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. IR s,NS 0 0 1 1 1 0 1 0 Rs 1

0 0 1 1 1 0 1 0 Rs 1 0 0 0 0 0 0 0 Rc Rd 1 0 0 0

Operation

21

dst<0:7> ← src<0:7> Rd<0:15> ← Rd<0:15> - 1

 $Rc<0:15> \leftarrow Rc<0:15> - 1$

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd and Rc are then decremented by 1.

PV AFFECTED

C Z S DA H UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. and repeat

This is a system instruction.

rement INDR

THUK US

IR

*n is the number of iterations

11 + 10n*

Operation

dst<0:15> + src<0:15> Rd<0:15> + Rd<0:15> - 2 Rc<0:15> + Rc<0:15> - 1 repeat until termination

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd is then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

C Z S DA H UNAFFECTED

Flags:



IR

,NS

INDRB dst, src, Rc

0 0 1 1 1 0 1 0 Rs 1 0 0 0

0 0 0 0 0 Rc Rd 0 0 0 0

*n is the number of iterations

11 + 10n*

Operation

dst<0:7> + src<0:7>

Rd<0:15> + Rd<0:15> - 1

Rc<0:15> + Rc<0:15> - 1

repeat until termination

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into the memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

		I	PV			AFFECTED
C	Z	s		DA	Н	UNAFFECTED

Flags:

INI

IR S,NS 0 0 1 1 1 0 1 1 Rs 0 0 0 0 21 0 0 0 0 Rc Rd 1 0 0 0

Operation

dst<0:15> ← src<0:15> Rd<0:15> ← Rd<0:15> + 2 Rc<0:15> ← Rc<0:15> - 1


Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

			PV		1	AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.



Operation

dst<0:7> ← src<0:7> Rd<0:15> ← Rd<0:15> + 1 Rc<0:15> ← Rc<0:15> - 1


Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

Flags:

			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.



*n is the number of iterations

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

PV AFFECTED Z S DA H UNAFFECTED

P/V: Set to 1.

Flags:



IR s,Ns 0 0 1 1 1 0 1 0 Rs 0 0 0 0 0 11 + 10n*

*n is the number of iterations.

Operation


dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> + 1 Rc<0:15> + Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

		136	PV	25		AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:



Operation

Non Segmented	Segmented
R15<0:15> + R15<0:15>+ 2	R15<0:15> + R15<0:15>+ 2
FCW + (R15<0:15>)	FCW
_ moltrainered	R15<0:15> + R15<0:15>+ 2
The program transcent at T	PC SEGMENT + (RR14<0:22>)
R15<0:15> + R15<0:15>+ 2	R15<0:15> + R15<0:15>+ 2
PC + (R15<0:15>)	PC OFFSET + (.RR14<0:22>)
R15<0:15> ← R15<0:15> +2	R15<0:15 > ← R15<0:15 + 2>


Description

This instruction causes a return from an interrupt or trap. The program status that was pushed on the system stack is popped to restore the pre-interrupt processor status. The System Stack Pointer contents are modified to reflect the entries that are removed.

С	Z	S	PV	DA	Н	AFFECTED
						UNAFFECTED

Flags:

The flags will be restored to pre-interrupt values.



JR CC, d

RA

1 1 1 0 CC Displacement 6

Operation

PC ← Updated PC + 2x displacement

If condition met


Otherwise PC ← Updated PC

Description


A program jump is taken if the condition code set in the CC field of the instruction is met. If the conis met. If the con-dition is met, the contents of the program counter are updated (incremented by 2 and added to the contents of the 8 bit displacement field of the instruction, after the latter has been sign extended and left shifted (word aligned). The result is then loaded into the program counter as the jump address. If the condition is failed, the program counter is merely incremented by 2. The range of the jump is +127 to -128 words with respect to the updated PC. The program counter segment number remains unchanged.


C Z S PV DA H UNAFFECTED


Flags are not affected.























LDCTL Rd, CW

R s,Ns 0 1 1 1 1 1 0 1 Rd 0 CW 7

Operation

Rd < 0:15 > + CW < 0:15 >

Description


The contents of the control word specified in the CW field of the instruction are loaded into the general purpose destination word register specified by the Rd field of the instruction. The original contents of the destination are lost. Where a control word of less than 16 bits is loaded into the destination register, 0's are loaded into the unused bit positions.

The CW field decodes are shown below:

CW	Field	Source and the state of the sta
0	0 0	entrato
0	0 1	
0	1 0	FCW
0	1 1	Refresh register (bits 1 through 8)
1	0 0	NPSAP segment
1	0 1	NPSAP upper offset
1	1 0	R14
1	1 1	R15

C Z S PV DA H UNAFFECTED

Flags are not affected.



Operation

CW<0:15> + Rs<0:15>

Description

The control word specified in the CW field of the instruction is loaded from the general purpose source word register specified by the Rs field of the instruction. The original contents of the control word are lost.

The CW field decodes are shown below:

CW	Field	Destination
0	0 0	
0	0 1	1 1 7 - L
0	1 0	FCW
0	11	Refresh register (bits 1 through 15)
1	0 0	NPSAP segment
1	0 1	NPSAP upper offset
1	1 0	R14
1	11	R15

C Z S PV DA H UNAFFECTED

Flags are affected only if the FCW is selected as the destination.

R

LDCTLB Rd

1 0 0 0 1 1 0 0 Rd 0 0 0 1 7 Operation

dst<0:7> ← FCW<0:7>

Description

The flag byte of the FCW
is loaded into the general
purpose byte destination
register designated by the
Rd field of the instruction.
The previous contents of
the destination register
are lost.

C Z S PV DA H UNAFFECTED

Flags are not affected.

LDCTLB Rs

R

10001100 Rs 1001

Operation

FCW<0:7> + src<0:7>

Description

The flag byte of the FCW is loaded from a general purpose byte source register designated by the Rs field of the instruction. The previous contents of the flag register are lost.

C Z S PV DA H AFFECTED UNAFFECTED

Flags are affected as described above.

LDD dst, src, Rc
IR S,NS 10111011

S,NS 1 0 1 1 1 0 1 1 Rd 1 0 0 1 0 0 0 Rc Rs 1 0 0 0

20 Operation

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 2.


			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

CLOCK CYCLES

IR



20 Operation

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15>- 1

Rd<0:15> + Rd<0:15>- 1

Rc<0:15> + Rc<0:15>-1

Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1.

Flags:

		1	PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

IR

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 2 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptible.

repeat until termination

		12	PV	1		AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

LDDRB dst, src, Rc IR S.NS 10111010 1001 11 + 9n* Operation 0000 Rc Rs 0000 dst<0:7> + src<0:7> Rs<0:15> + Rs<0:15> - 1 *n is the number of iterations Rd<0:15> + Rd<0:15> - 1 Rc<0:15> + Rc<0:15>-1 repeat until termination

Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptible.

			PV			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

IR

LDI dst, src, Rc

S,NS 1 0 1 1 1 0 1 1 Rd 0 0 0 1 0 0 0 0 Rc Rs 1 0 0 0

20 Operation

dst<0:15> + src<0:15>

 $Rs<0:15> \leftarrow Rs<0:15> + 2$

 $Rd<0:15> \leftarrow Rd<0:15> + 2$

Rc<0:15> + Rc<0:15> - 1

Description


The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction . The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 2.

Flags:

PV AFFECTED
C Z S DA H UNAFFECTED

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

IR



Operation.

20

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15>+ 1 Rd<0:15> + Rd<0:15>+ 1

Rc<0:15> + Rc<0:15>- 1

Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 1.

	PI					AFFECTED		
C	Z	S	N.	DA	Н	UNAFFECTED		

Flags:


P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



LDIR dst, src, Rc, IR S,NS 11 + 9n* Operation_ 10111011 0 0 0 1 dst<0:15> + src<0:15> 0000 Rc Rs 0 0 0 0 Rs<0:15> + Rs<0:15>+ 2 Rd<0:15> + Rd<0:15>+ 2 *n is the number of iterations. Rc<0:15> + Rc<0:15>- 1 repeat until termination

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 2 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptable.



Flags:

LDIRB dst, src, Rc

IR

S,NS	1	0	1	1	1	0	1	0	Rd	0	0	0	1
	0	0	0	0	I	32	R	С	Rs	0	0	0	0

*n is the number of iterations.

11 + 9n* Operation

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15>+ 1

Rd<0:15> + Rd<0:15>+ 1

Rc<0:15> + Rc<0:15>- 1


repeat until termination


Description


The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction.
The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 1 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptible.

			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED


Flags:








IR	S,NS	00011100	Rd	1001	11	+ 3n	Operation
		Rs		N			
		LDM dst, Rs, n					
DA	NS	01011100	0000	1001	14	+ 3n	Description
		Rs		N.			A specified number of 16-bit general purpose registers
		AD	DRESS		.,,,,,,,		are loaded into memory. Loading will take place into consecutive memory locations
		LDM dst, Rs, n					with ascending addresses. The first register to be
DA	SSO	01011100	0000	1001	15	+ 3n	saved is specified in the Rs field of the instruction and
		Rs		N	er a pe		registers will be accessed in ascending order, with RØ
		1 SEGMENT	OF	FSET			following R15. The number of registers to be saved is
		LDM dst, Rs, n	1				specified in the N field of the instruction. A Ø in this
DA	SL0	01011100	0000	1001	17	+ 3n	field represents 1 register, etc. The destination address
		Rs		N			is determined by the applicable addressing mode using the Rd
		1 SEGMENT					field of the instruction. The first register will be
		01	FFSET				Succeeding registers will be
		LDM dst, Rs, n					saved at successive memory locations. The contents of the general purpose registers
Χ	NS	01011100	Rd≠0	1001	15	+ 3n	are not altered. This instruc- tion is not interruptible.
		Rs		N			
		ADI	DRESS				
		LDM dst, Rs, n					
Χ	SSO	01011100	Rd≠0	1001	15 -	+ 3n	
		Rs		N			
		O SEGMENT	0	FFSET	OHE.		LLiour Id - 18
		LDM dst, Rs, n					
Χ	SLO	01011100	Rd≠0	1 0 0 1	18 -	+ 3n	
		Rs		N			
		1 SEGMENT					
		OFF	SET ·				
		ППП	AFFF	CTED			Flags are not affected.
			71176				5





S,NS 0 1 1 1 1 0 1 1 0 0 0 0 1 0 1 0

7

Operation

S FLAG + MI

Z FLAG + Ø

Description

The multi-micro input line μ I is tested.

Flags:

S: Set to 1 if M1 is active. Reset otherwise.

Z: Undefined.

S AFFECTED

C Z PV DA H UNAFFECTED



*n is the number of decrementations.

(n = Ø if initial state of M1 was 1)

Description

There is an external input called Micro-in (MI) and an output called Micro-out (MO). The MREQ instruction tests the state of the MI input. If the MI input is 1, the instruction terminates If the MI input is zero, the MO output is activated and the general purpose register designated by the Rc field of the instruction is decremented by 1. The state of the MI line is tested, and the contents of Rc are repeatedly decremented until they reach zero. The instruction then terminates with the MO line active if MI is set, or with the MO line inactive if MI is not set.

Flags:

S	Z	
0	0	Instruction terminated after initial test of MI
0	1	Instruction terminated due to contents of Rc reaching zero.
1	1	Instruction terminated due to MI input being 1 after MO

	Z	S	18	80	43	AFFECTED
С			PV	DA	Н	UNAFFECTED

MRES
S,NS 0 1 1 1 1 0 1 1 0 0 0 0 1 0 0 1 7

Operation

MO + 8

Description

The multi-micro out line zatanters not be at the multi-micro out line zatanters not be at the state of the multi-micro out line zatanters not be at the state of the state of

C Z S PV DA H UNAFFECTED


Operation


MO + 1

Description

The multi-micro out line M0 is set. Note that this operation performs an unconditional setting of the M0 line, independent of the state of the multi-micro in line MI,

C Z S PV DA H UNAFFECTED






		NEG dst		
R	S,NS	10001101 Rd 0010	7	Operation
				dst<0:15> + dst<0:15> + 1
41.00		NEG dst		
IR	S,NS	00001101 Rd 0010	12	
		NEG dst		Description
DA	NS	01001101 0000 0010	15	The contents of the destination word operand are replaced by
		ADDRESS		its two's complement. The destination operand is
		NEO A		obtained by using the applicable addressing mode. The negation is achieved by complementing
DA		NEG dst		the destination operand and
DA	SSO	0 1 0 0 1 1 0 1 0 0 0 0 0 0 1 0 0 SEGMENT OFFSET	16	adding 1.
		0 SEGMENT OFFSET		
		NEG dst		
DA	SLO	01001101 0000 0010	18	
		1 SEGMENT		
		OFFSET		
		NEG dst		
V	NG	0 1 0 0 1 1 0 1 Rs ≠ 0 0 0 1 0	16	
X	NS	ADDRESS	10	
		ADDRESS		
		NEG dst		
Χ	SSO	0 1 0 0 1 1 0 1 Rs ≠ 0 0 0 1 0	16	
		O SEGMENT OFFSET		
		NEG dst		
Χ	SLO	0 1 0 0 1 1 0 1 Rs ≠ 0 0 0 1 0	19	
	310	1 SEGMENT	.,	
		OFFSET		
				Flags:
				C: Reset on carry from desti-
				nation. Set to 1 otherwise. Z: Set to 1 if the result is ze Reset otherwise.
				S: Set to 1 if result is negati Reset otherwise.
		C Z S PV AFFECTED		P/V: Set to 1 if operand value is 8000 (HEX)
		DA H UNAFFECTED		Reset otherwise.

		NEGB dst		
R	S,NS	10001100 Rd 0010	7	<u>Operation</u>
		NEGB dst		dst<0:7> +dst<0:7> + 1
IR	S,NS	00001100 Rd 0010	12	
		NEGB dst		Description
DA	NS	01001100000000010	15	The contents of the destination byte operand are replaced by its two's complement. The
		ADDRESS		destination operand is obtained by using the applicable addressing mode. The negation is achieved by complementing
DA	SSO	0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 SEGMENT OFFSET	16	the destination operand and adding 1.
		NEGB dst		
DA	SLO	0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0	18	
		OFFSET		
		NEGB dst		
Χ	NS	0 1 0 0 1 1 0 0 Rd≠0 0 0 1 0 ADDRESS	16	
		NEGB dst		
Χ	SSO	0 1 0 0 1 1 0 0 Rd≠Q 0 0 1 0	16	
		O SEGMENT OFFSET		
Χ		NEGB dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 1 0	19	
٨	SLO	1 SEGMENT		
		OFFSET		Flags:
		C 7 S PV AFFECTED	Ī	C: Reset on carry from destination. Set to 1 otherwise. Z: Set to 1 if the result is ze Reset otherwise. S: Set to 1 if result is negatineset otherwise. P/V: Set to 1 if the operand value
		DA H UNAFFECTED		is 80 (HEX). Reset otherwis

NOP 0 79 001100012 S,NS 1 0 0 0 1 1 0 1 00000111 No operation takes place, and PC is incremented by AFFECTED Flags are not affected. UNAFFECTED

		OR Rd, Rs		
R	S,NS	1 0 0 0 0 1 0 1 Rs Rd	4	<u>Operation</u>
		OR Rd, IM		dst<0:15> +src<0:15>V dst<0:15>
IM	S,NS	0 0 0 0 0 1 0 1 0 0 0 0 Rd	7	
		OPERAND		
				Description
		OR Rd, src		Logical OR operation is performed between corresponding bits of
	S,NS	0 0 0 0 0 1 0 1 Rs≠0 Rd	7	The source operand is obtained
		OR Rd, src		using the applicable addressing mode and the destination is always a general purpose registe
DΔ	NS	0 1 0 0 0 1 0 1 0 0 0 0 Rd	9	designated by the Rd field of the instruction. The 16-bit
		ADDRESS		result is loaded into the destination. The source operand
		OR Rd, src		is not altered and original destination operand is lost.
DA	SSO	0 1 0 0 0 1 0 1 0 0 0 0 Rd	10	
DN		1 SEGMENT OFFSET		
DA	SLO	OR Rd, src	12	
DIT	310	1 SEGMENT	12	
		OFFSET		
Χ		OR Rd, src		
^	NS	0 1 0 0 0 1 0 1 Rs # 0 Rd ADDRESS	10	
		ADDRESS		
		OR Rd, src		
Χ	SSO	0 1 0 0 0 1 0 1 Rs # 0 Rd	10	
		O SEGMENT OFFSET		
		OR Rd, src		
Χ	SLO	0 1 0 0 0 1 0 1 Rs # 0 Rd	13	
		1 SEGMENT		
		OFFSET		Flags:
		Copyris 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Z: Set to l if result is zero.Reset otherwise.S: Set to l if result is negative Reset otherwise.



OTDR dst, src, Rc IR S,NS 00111011 1010 Rs 11 + 10n* Operation 0000 0000 Rc Rd dst<0:15> + src<0:15> Rs<0:15> + R's<0:15>- 2 *n is the number of iterations Rc<0:15> + Rc<0:15>- 1 repeat until termination

Description

A Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

C Z S DA H UNAFFECTED

Flags:



IR S,NS

-			t, src, F	
11	1010	Rs	1010	0011
La	0000	Rd	Rc	0000

*n is the number of iterations

+ 10n* Operation

dst<0:7> +

src<0:7> Rs<0:15> + Rs<0:15>- 1


Rc<0:15> + Rc<0:15>- 1

repeat until termination

Description

A Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by the Rc field is decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

AFFECTED UNAFFECTED Flags:



Description

A data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.

			PV			AFFECTED
С	Z	S	V	DA	Н	UNAFFECTED

Flags:

OTIRB dst, src, Rc

0 0 1 1 1 0 1 0 Rs 0 0 1 0 11 + 10n* Operation
0 0 0 0 Rc Rd 0 0 0 0 dst<0:7> + src<0:7>
Rs<0:15> + Rs<0:15> + Rc<0:15>- 1
iterations.

Description

A data byte in the memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.


C Z S DA H UNAFFECTED

Flags:


by the applicable addressing mode. The source contents

are unaltered.

OUT



C Z S PV DA H UNAFFECTED



C Z S PV DA H UNAFFECTED



21 Operation

dst<0:15> ← src<0:15> Rs<0:15> ← Rs<0:15>- 2 Rd<0:15> ← Rd<0:15>- 2 Rc<0:15> ← Rd<0:15>- 1

Description

Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

	L		PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

OUTDB dst, src, Rc

S,NS

IR

0 0 1 1 1 0 1 0 Rs 1 0 1 0 0 0 0 0 0 Rc Rd 1 0 0 0

21 Operation

dst<0:7> ← src<0:7> Rs<0:15> ← Rs<0:15>- 1

Rc<0:15> + Rc<0:15>- 1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

			PV			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

0011 ds

IR

OUTI	d	st	, src,	Rc	-	PROPERTY		mente	men
0 0	1	1	1.0 1	1	Rs	0	0	1	0
0 0	0	0	Rc	I	Rd	1	0	0	0

21 Operation

dst<0:15> + src<0:15>

Rs <0:15> + Rs<0:15>+ 2

Rc <0:15> + Rc<0:15>- 1

Description

A Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The contents of the general purpose register designated by Rs are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:

OUTIB

OUTIB dst, src, Rc IR S,NS 00111010 Rs 0 0 1 0 21 Operation 0000 Rd 1000 dst<0:7> + src<0:7> Rs<0:15> + Rs<0:15>+ 1 Rc<0:15> + Rc<0:15>- 1

Description


Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED


Flags:

		POP dst, src		
R	S,NS	10010111 Rs≠0 Rd	8	Operation
		POP dst, src		
IR	S,NS	0 0 0 1 0 1 1 1 Rs≠0 Rd	12	
		POP dst, src		Description
DA	NS	0 1 0 1 0 1 1 1 Rs≠0 0 0 0 0	15	The word from the memory
		ADDRESS		location addressed by the
		POP dst, src		nated by Rs, is loaded into the destination. The contents
	SSO	0 1 0 1 0 1 1 1 Rs≠0 0 0 0 0	16	of the register designated by Rs are then automatically incremented by 2. Thus, if
	rogios fil 18 ye b	O SEGMENT OFFSET		the general purpose register designated by Rs is regarded as
		POP dst, src		a stack pointer, then the operation described above can be regarded as a POP. Any
DA	SLO	0 1 0 1 0 1 1 1 Rs≠0 0 0 0 0	18	general purpose register except RØ may be utilized as a stack
		1 SEGMENT		pointer. The destination is determined by the applicable
		OFFSET		addressing mode.
		POP dst, src		
Χ	NS	POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0	16	
Χ	NS			
Χ	NS	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS		
	NS SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS		
X		0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0	16	
		0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET		
X	SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src	16	
		0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0	16	
X	SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 1 SEGMENT	16	
X	SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0	16	
X	SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 1 SEGMENT	16	
X	SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 1 SEGMENT	16	
X	SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 1 SEGMENT	16	
X	SSO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 ADDRESS POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 Rd≠0 1 SEGMENT	16	


R	s,Ns	10010101	Rs≠0	Rd	12	Operation	
		POPL dst, src					
IR	S,NS	0 0 0 1 0 1 0 1	Rs≠0	Rd	19		
1 K		2001	description of the second				
	NS	0 1 0 1 0 1 0 1	Rs≠0	0000	22	Description	
DA		ADDRESS		22	location addressed by the	ry	
		AND PROPERTY.	NE 33			general purpose register designated by Rs, is loaded into the destination. The	
		POPL dst, src	- 10	1		contents of the register de signated by Rs are then aut	
DA	SSO	0 1 0 1 0 1 0 1 1 SEGMENT	Rs≠0	0 0 0 0 FFSET	23	matically incremented by 4. Thus, if the general purpos	e
		1985 Hills - 2172 -	OI	FFSET		register designated by Rs i regarded as a stack pointer	,
		POPL dst, src				then the operation describe above can be regarded as a Any general purpose registe	POP.
	SLO	01010101	Rs≠0	0000	25	except RØ may be utilized a a stack-pointer. The desti	S
		1 SEGMENT			nation operand is determine by the applicable addressin	ed b	
		OFF	SET			mode.	
		POPL dst, src	_	_		ane peeb 10%	
Χ	NS	0 1 0 1 0 1 0 1	Rs≠0	Rd≠0	23		
		ADD	RESS			A00RES	
		POPL dst, src					
Χ	SSO	0 1 0 1 0 1 0 1	Rs≠0	Rd≠0	23		
		O SEGMENT	0	FFSET			
		POPL dst, src					
X	SLO	01010101	Rs≠0	Rd≠0	26		
		1 SEGMENT					
		OFF	SET				




R	S,NS	1 0 0 1 0 0 0 1 Rd≠0 Rs	12	Operation
Τ.	5,N5	1 0 0 1 0 0 0 1 Rd≠0 Rs	12	LATER OF THE STREET STREET, ST
		PUSHL IR, src		
M	S,NS	00001101 Rd≠0 1001	19	
		31 OPERAND 16		Description
		15 OPERAND 0		The contents of the register designated by the Rd field of
		AND THE RESIDENCE AND ADDRESS OF THE PARTY O		the instruction are decremented by 4. The source long word
		PUSHL IR, src		operand is then loaded into the memory location addressed
IR	S,NS	0 0 0 1 0 0 0 1 Rd≠0 Rs	20	by the general purpose register designated in the Rd field of
		PUSHL IR, src		the instruction. Thus, if the
DA	NS	0 1 0 1 0 0 0 1 Rd≠0 0 0 0 0	20	general purpose register designated by Rd is regarded
	stein atein reserted	ADDRESS		as a stack pointer, then the operation described above can be regarded as a PUSH. Any
		Amining wante o by		general purpose register except RO can be utilized
		PUSHL IR, src		as a stack pointer. The source
DA	SSO	0 1 0 1 0 0 0 1 Rd≠0 0 0 0 0	21	applicable addressing mode.
		O SEGMENT OFFSET		
		PUSHL IR, src		
DA	SLO	0 1 0 1 0 0 0 1 Rd≠0 0 0 0 0	23	
		1 SEGMENT		
		OFFSET		
V		PUSHL IR, src		
Χ	NS	0 1 0 1 0 0 0 1 Rd≠0 Rs≠0	21	
		ADDRESS		
		PUSHL IR, src		
Χ	SSO	0 1 0 1 0 0 0 1 Rd≠0 Rs≠0	21	
		O SEGMENT OFFSET		
		PUSHL IR, src		
X	SLO	0 1 0 1 0 0 0 1 Rd≠0 Rs=Ø	24	
٨	320	1 SEGMENT	24	
		OFFSET		
		UFFSET		
				Flags are not affected.



RES dst, Rs 10 Operation S,NS 0 0 1 0 0 0 1 1 0000 Rs R Rd Description The selected bit of the word destination is reset to Ø. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be reset is determined by binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 15 bits of the destination are unaltered. Flags are not affected. AFFECTED UNAFFECTED





Description

The selected bit of the byte destination is reset to Ø. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be reset is determined by binary decode of the least significant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 7 bits of the destination are unaltered.



RESFLG

S,NS 1 0 0 0 1 1 0 1 C Z S PV 0 0 1 1

7 Operation

Description

The CPU flags C,Z,S, and P/V are reset or unaltered, according to the bit settings in the instruction field as described in the table below.

Instruction bit	if = Ø	if 1
7	no effect	reset C flag
6	no effect	reset Z flag
5	no effect	reset S flag
4	no effect	reset P/V flag


C Z S PV AFFECTED

DA H UNAFFECTED

Flags:


See above

from subroutine




This instruction conditionally returns the CPU to the calling program. During a subroutine call the return address was automatically stacked. This return address is popped from the stack into the PC to effect the return. If the flags do not satisfy the conditions specified by the CC field, the PC is not loaded with the return address but merely updated to the following instruction . The stack pointer remains unaltered from its original value if there is no return.

C Z S PV DA H UNAFFECTED



Operation 0



Description

The contents of the general purpose word register designated by the Rd field of the instructions are rotated left. The number of places to be rotated is specified by bit l of the instruction; zero corresponds to one place and one corresponds to two places.

Flags:


- C: loaded from last bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to l if sign of destination register changed during rotation. Reset otherwise.

C Z S P/V AFFECTED
DA H UNAFFECTED

RLB Rd, n S,NS 1 0 1 1 0 0 1 0 Rd 1 0 b, 0

6 (one place)
7 (two places)

Operation



Description

The contents of the general purpose byte register designated by the Rd field of the instruction are rotated left. The number of places to be rotated is specified by bit l of the instruction; zero corresponds to one place and one corresponds to two places.

Flags

- C: Loaded from last bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of register changed during rotation. Reset otherwise.


C Z S P/V AFFECTED

DA H UNAFFECTED

RLC Rd, n

R s,Ns 10110011 Rd 00b0 6 (one place)
7 (two places)


Operation




Description

The contents of the destination word register, designated by the Rd field of the instruction, are rotated one or two places left. The most significant bit shifted out of the destination word is loaded into the carry flag, while the previous contents of the carry flag are shifted into the least significant bit of the destination word. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

- C: Loaded from most significant bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Set to l if sign of destination contents changed during rotation. Reset otherwise.



Operation




Description

The contents of the destination byte register, designated by the Rd field of the instruction are rotated one or two places left. The most significant bit out of the destination byte is loaded into the carry flag, while the previous contents of the carry flag are rotated into the least significant bit of the destination byte. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.


- C: Loaded from most significant bit rotated out of destination.
- Z: Set to 1 if result is zero.
 Reset otherwise.
- S: Set to 1 if result is negative.
- Reset otherwise.
 P/V: Set to 1 if sign of destination changed during rotation.
 Reset otherwise.





- Z: Set to 1 if destination result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of destination result is 1. Reset otherwise.

1.97	Z	S	101			AFFECTED
С			PV	DA	н	UNAFFECTED



Operation

Description

The contents of the general purpose word register designated by the Rd field of the instructions are rotated right. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.


C Z S P/V AFFECTED DA H UNAFFECTED

- C: loaded from last bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.

RRB Rd, n

R S,NS 1 0 1 1 0 0 1 0 Rd 1 1 b 0 6 (one place) 7 (two places)

Operation



Description


The contents of the general purpose byte register designated by the Rd field of the instructions are rotated right. The number of places to be rotated is specified by bit 1 of the instructions; zero corresponds to one place and one corresponds to two places.


Flags

- C: Loaded from least significant bit rotated out of destination register.
- Z: Set to 1 if result is 0.
 Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.

C Z S P/V AFFECTED

DA H UNAFFECTED






The contents of the destination word register, designated by the Rd field of the instruction are rotated one or two places right. The least significant bit rotated out of the destination word is loaded into the carry flag, while the previous contents of the carry flag are shifted into the most significant bit of the destination word. The number of places to be rotated is specified by by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

- C: Loaded from least significant bit rotated out of destination
- Z: Set to l if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of register changed during rotation. Reset otherwise.

С	Z	S	P/V			AFFECTED
			П	DA	Н	UNAFFECTED



Operation



Description

The contents of the destination byte register, designated by the Rd field of the instruction are rotated one or two places right.

The least significant bit shifted out of the destination byte is loaded into the carry flag, while the previous contents of the carry flag are shifted into the most significant bit of the destination byte.

The number of rotated places to be rotated is specified by bit l of the instruction; zero corresponds to one place and one corresponds to two places.

- C: Loaded from least significant bit shifted out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Set to 1 if sign of destination contents changes during rotation. Reset otherwise.

RRDB Rs, Rd

Description

The contents of the source and destination byte register are exchanged as shown in the operation. Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The most significant four bits of the destination remain

Z S AFFECTED C PV DA H UNAFFECTED

Flags:

unchanged.

- Z: Set to 1 if destination result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of destination result is 1. Reset otherwise.

SBC Rs, Rd

S,NS 1 0 1 1 0 1 1 1 Rs Rd 5 Operation

dst<0:15> +dst<0:15> -src<0:15>-C

Description

The source operand word is subtracted from the destination operand word, along with carry, to obtain the result. The subtraction is achieved by adding the two's complement of the source operand to the destination operand.

Both the source and destination are general purpose word registers designated by the Rs and Rd fields of the instruction respectively. The 16 bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not affected.

- C: Reset to Ø on carry from most significant bit of result. Set otherwise.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Set to 1 if there is arithmetic overflow. Reset otherwise.



SBCB Rs, Rd S,NS 10110110 5 Operation

dst<0:7> +dst<0:7>- src<0:7>- C


Description

The source operand byte is subtracted from the destination operand byte along with carry, to obtain the result. The subtraction is achieved by adding the two's complement of the source operand to the destination operand.

Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The 8-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

- C: Reset to Ø on carry from most significant bit of result. Set otherwise.
- Z: Set to 1 if result is zero.
- Reset otherwise. S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if there is arithmetic overflow. Reset otherwise.
- DA: Set to 1 always
- H: Reset to Ø if there is a carry from the most significant bit of the lower 4 bits of the result. Set otherwise.





Operation

Non Segmented

R15<0:15> + R15<0:15>- 2 $(R15<0:15>) \leftarrow PC<0:15>+ 2$

R15<0:15> + R15<0:15>- 2 (R15<0:15>)+ FCW R15<0:15> + R15<0:15>- 2

FCW + (NPSAP<0:15>+ 4) PC + (NPSAP<0:15>+ 6)

(R15<0:15>) + Identifier

Segmented

R15<0:15> + R15<0:15>- 2 (RR14<0:22>) + PC OFFSET + 2 R15<0:15> + R15<0:15>- 2

(RR14<0:22>) + PC SEGMENT

R15<0:15> + R15<0:15>- 2

(RR14<0:22>) + FCW

R15<0:15> + R15<0:15>- 2 (RR14<0:22>) + Identifier

FCW + (NPSAP<0:22>+ 10)

PC SEGMENT + (NPSAP<0:22> + 12)

PC OFFSET + (NPSAP<0:22> + 14)

Description

This instruction produces a system call trap. The system call causes the program status to be pushed into the system stack and then loads the new processor status using NPSAP.

The status stored on the stack comprises the program counter return address, and the flag control word (FCW) as well as the system call instruction itself, as the Identifier.

The new program counter and FCW are obtained from the NPSAP and are loaded into the relevant CPU registers to cause the transfer of control. The 8 bit N field of the instruction is user definable, and thus allows up to 256 identifiers.

Flags:

As specified by the new FCW.



Operation

SDA dst, Rs

1 0 1 1 0 0 1 1 Rd 1 0 1 1

Rs

15 + 3n*

 $dst<0:15> \leftarrow dst<0:15> shifted$

*n is the number of places shifted.

Description

The contents of a general purpose word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -16 to +16.

This operation is identical to the operation SDL apart from the treatment of the most significant bit of the word, bit 15. This bit is unaltered during right shifts, and shifts into the adjacent bit, bit 14. For left shifts, the bit is treated in an identical manner to other bits of the register. Thus a signed operand has the sign preserved during right shifts.

С	Z	S	PV			AFFECTED
				DA	Н	UNAFFECTED

- C: Loaded from bit 15 shifted out of destination register (left shift) or from bit Ø shifted out of the destination register (right shift).
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- P/V: Set to 1 if sign of destination register is changed during shift. Reset otherwise.

SDAB dst. Rs

10110010 1011 Rd Rs

15 + 3n*

Operation


dst<0:7> ← dst<0:7> shifted

*n is the number of places shifted.

Description

The contents of a general purpose byte register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift and a negative number indicates a right shift. The magnitude of the shift must be in the range -8 to +8.

This operation is identical to the operation SDLB apart from the treatment of the most significant bit of the byte, bit 7. This bit is unaltered during right shifts, and shifts into the adjacent bit, bit 6. For left shifts, the bit is treated in an identical manner to other bits of the register. Thus a signed operand has the sign preserved during right shifts.



Flags .

- C: Loaded from bit 7 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift). Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- P/V: Set to 1 if sign of destination register is changed during shift. Reset otherwise.

*n is the number of places shifted.

Description

The contents of a general purpose long word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -32 to +32.


This operation is identical to the operation SDLL apart from the treatment of the most significant bit of the long word, bit 31. This bit is unaltered into the adjacent bit, bit 30. For left shifts, the bit is treated to other bits of the register. Thus a signed operand has the sign preserved during right shifts.

C	Z	S	PV			AFFECTED
				DA	Н	UNAFFECTED

Flags:

- C: Loaded from bit 31 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift).
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- P/V: Set to 1 if sign of destination register is changed during shift. Reset otherwise.

R



15 + 3n* Operation

 $dst<0:15> \leftarrow dst<0:15> shifted$

*n is the number of places shifted

Description

The contents of a general purpose word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -16 to +16.

Flags:

- C: Loaded from the last bit shifted out of the destination register.
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to l if result is negative.
 R'eset otherwise.

P/V: Undefined.

C Z S 3 AFFECTED

PV DA H UNAFFECTED

SDLB dst, Rs

1	0	1	1	0	0	1	0	Rd	b	0	1	1
					-	Rs						

15 + 3n* Operation

dst <0:7> + dst <0:7> (shifted)

*n is the number of places shifted

Description

The contents of a general purpose byte register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose byte register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -8 to +8.

C Z S AFFECTED
PV DA H UNAFFECTED

- C: Loaded from the last bit shifted out of the destination register
- Z: Set to 1 if the result is Ø. Reset otherwise.
- S: Set to 1 if the result is negative. Reset otherwise. P/V: Undefined.

*n is the number of places shifted.


Description

The contents of a general purpose register pair designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -32 to +32.

Flags:

- C: Loaded from the last bit shifted out of the destination register.
- Z: Set to 1 if the result is zero.
- Reset otherwise. S: Set to 1 if result is
- negative. Reset otherwise. P/V: Undefined.

C Z S AFFECTED
PV DA H UNAFFECTED




R S,NS 00100101 0000 Rs 10 Operation Rd

Description

The selected bit of the word destination is set to 1. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be set is determined by a binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 15 bits of the destination are unaltered.



Flags are not affected.



SETB dst, Rs

R S,NS 0 0 1 0 0 1 0 0 0 0 0 0 Rs 10 Operation

Description

The selected bit of the byte destination is set to 1. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be set is determined by binary decode of the least significant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 7 bits of the destination are unaltered.

C Z S PV DA H UNAFFECTED

Flags are not affected.




The CPU flags C,Z,S and P/V are set or unaltered, according to the bit settings in the instruction field as described in the table below.

		The CPU flags C,Z,sare set or unaltere to the bit setting instruction field a in the table below
Instruction bit	If Ø	If 1
7	no effect	set C flag
6	no effect	set Z flag
5	no effect	set S flag

AFFECTED UNAFFECTED Flags: See above.






A general purpose byte destination register designated by the Rd field of the instruction is loaded from an input port.

The port address is determined directly from the instruction. The original contents of the destination are lost.

The instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions, transfers take place on the least significant eight lines.



Flags are not affected.

SINDB

IR s,NS 0 0 1 1 1 0 1 0 Rs 1 0 0 1 0 0 0 0 Rc Rd 1 0 0 0

Operation

21

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> - 1 Rc<0:15> + Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs fleld of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd and Rc are then decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

C Z S DA H UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.

IR

SINDRB

SINDRB dst,src.Rc

S,NS 0 0 1 1 1 0 1 0 Rs 1 0 0 1 0 0 0 0 Rc Rd 0 0 0 0 0

* n is the number of iterations.

11 + 10n* <u>Operation</u>

dst<0:7> + src<0:7>

Rd<0:15> + Rd<0:15> - 1

Rc<0:15> + Rc<0:15> - 1

repeat until termination

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into the memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.


C Z S DAS H UNAFFECTED

Flags;

P/V: Set to 1.

1/0 port to memory, autoincrement.

IR



Operation

21

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> + 1 Rc<0:15> + Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.


This instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions transfers take place on the least significant eight lines.

			PV			AFFECTED
С	Z	S	-41	DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.

IR



*n is the number of iterations.

Operation

11 + 10n#

dst<0:7> + src<0:7>

Rd<0:15> + Rd<0:15> + 1

Rc<0:15> + Rc<0:15> - 1

repeat until termination


Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions transfers take place on the least significant eight lines.

AFFECTED UNAFFECTED Flags:


P/V: Set to 1.



The contents of the word destination register are shifted left. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit positive integer in 2's complement notation.

C Z S PV AFFECTED DA H UNAFFECTED

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwis
- nation is 1. Reset otherwise. P/V: Set the 1 if sign of register changed during shift operation. Reset otherwise.




*n is the number of places shifted.

The contents of the byte destination register are shifted left. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit positive integer in 2's complement notation.

C Z S PV AFFECTED DA H UNAFFECTED

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Set to 1 if sign of register changed during shift operation. Reset otherwise.



ation. Reset otherwise.

SLL Rd, n R 011001 S,NS 13 + 3n* Operation 0 0 0 1 n

*n is the number of places shifted.

Description


The contents of the word destination register are shifted left. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit positive integer in 2's complement notation.

Flags:

- C: Loaded from the last bit shifted out of the register.
- Z: Set to 1 if result is zero.
- Reset otherwise.
 S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Undefined.

AFFECTED

UNAFFECTED



*n is the number of places shifted


The contents of the byte destination register are shifted left. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit positive integer in 2's complement notation.

AFFECTED UNAFFECTED

Flags:

- C: Loaded from the last bit shifted out of the register.
- Z: Set to 1 if result is zero.
- Reset otherwise. S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Undefined.




*n is the number of places shifted

The contents of the register pair are shifted left. The register pair is designated by the Rd field of the instruction. The magnitude of the shift is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit positive integer in 2's complement notation.

Flags:

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Undefined.



py the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by the Rc field is decremented by 1. The instruction

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

is terminated when the result of this decrementation

is interruptible.

reaches zero. This instruction

	T		PV	П	T	AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags;

P/V: Set to 1.

SOTIRB dst, src, Rc 11 + 10n* Operation IR S,NS 0 1 1 1 0 1 0 Rs 0011 0000 0 0 0 dst<0:7> src<0:7> Rs<0:15>+ 1 Rs<0:15> *n is the number of iterations. Rc<0:15> Rc<0:15>- 1

Description


A data byte in the memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.


Flags:

PV AFFECTED P/V: Set to 1.

Z S DA H UNAFFECTED



The contents of the general purpose byte source register designated by the Rs field of the instruction are loaded into an output port. The port address is determined directly from the instruction. The source contents are unaltered. The instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines, for standard 1/0 instructions transfers take place on the least significant eight lines.



Flags are not affected.



CLOCK CYCLES

IR

21 Operation

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15>- 1

Rc<0:15> + Rc<0:15>- 1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.


PV AFFECTED

C Z S DA H UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

This is a system instruction.



Description


Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

			PV			AFFECTED
C	Z	S	13	DA	н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



*n is the number of places shifted.


The contents of the word destination register are shifted right. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit negative integer in 2's complement notation.

This operation is identical to the operation SRL apart from the treatment of the most significant bit of the word, bit 15. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 14. Thus a signed operand has the sign preserved during the shifting operation.

Flags:


- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Reset.



The contents of the byte destination register are shifted right. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit negative integer in 2's complement notation.


This operation is identical to the operation SRLB apart from the treatment of the most significant bit of the byte, bit 7. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 6. Thus a signed operand has its sign preserved during the shifting operation.



Flags:

- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Reset.



The contents of the long word destination register are shifted right. The destination is a general purpose long word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit negative integer in 2's complement notation.


This operation is identical to the operation SRLL apart from the treatment of the most significant bit of the long word, bit 31. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 30. Thus a signed operand has its sign preserved during the shifting operation.

C Z S PV AFFECTED DA H UNAFFECTED

Flags:

- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is Ø. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Reset.




The contents of the word destination register are shifted right. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit negative integer in 2's complement notation.

C Z S AFFECTED PV DA H UNAFFECTED

Flags:

- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Undefined.




*n is the number of places shifted.


The contents of the byte destination register are shifted right. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit negative integer in 2's complement notation.


Flags:


- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Undefined.









Description

The contents of the flags are compared with those specified by the CC field of the instruction. If the comparison is successful, the least significant bit of the destination word is set to 1. Otherwise this bit is unaffected. Remaining bits of the destination are not altered.

C Z S P/V DA H UNAFFECTED

Flags are not affected,

TCCB

TCCB Rd, CC S,NS 1 0 1 0 1 1 1 1 0 Rd CC 5 Operation


Dst $<\emptyset> + 1$ if condition is met.

Description

The contents of the flags are compared with those specified by the CC field of the instruction. If the comparison is successful, the least significant bit of the destination byte is set to 1. Otherwise, unaffected. Remaining bits of the destination are not altered.

C Z S PV DA H UNAFFECTED

Flags are not affected.



		TESTB dst				
R	S,NS	10001100 Rd 0100	7	Operation_		
		TESTB dst		dst<0:7> +dst<0:7>	v ø	
IR	S,NS	0 0 0 0 1 1 0 0 Rd 0 1 0 0	8			
		TESTB dst		Description		
DA	NS	0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 0	11	The contents of the byte operand destin	ation are	
		ADDRESS		tested to set the a flags. Testing is	ppropriat done by	:e
		TESTB dst		performing a logica between destination zero. The destinat	byte and	ation
DA	SSO	0 1 0 0 1 1 0 0 0 0 0 0 1 0 0	12	determined by the a addressing mode and	pplicable	Āđ
		O SEGMENT OFFSET		tents of the destin not altered.	ation are	į
		TESTB dst				
DA	SLO	01001100 0000 0100	14			
		1 SEGMENT				
		OFFSET				
		TESTB dst				
Χ	NS	0 1 0 0 1 1 0 0 Rd≠0 0 1 0 0	12			
		ADDRESS				
		TESTB dst				
Χ	SSO	0 1 0 0 1 1 0 0 Rd≠0 0 1 0 0	12			
		1 SEGMENT OFFSET		1 109033 16		
		TESTB dst				
Χ	SLO	0 1 0 0 1 1 0 0 Rd≠0 0 1 0 0	15			
		1 SEGMENT				
		OFFSET				
				Flags:		
				Z: Set to l if opera Reset otherwise.		
		Z S PV AFFECTED		S: Set to 1 if operative. Reset other		ja-

		TESTL dst			
R	S,NS	10011100 Rd 0000	- 68	Operation	
		TEST		dst<0:31> +dst<0:31> V Ø	
7.0		TESTL dst			
IR	S,NS	0 0 0 1 1 1 0 0 Rd 0 0 0 0 0 1	3		
		TESTL dst		Description	
DA	NS	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1	6	The contents of the long word destination are tested to	
		ADDRESS		set appropriate flags. Testing is done by performing	
		TESTL dst		a logical OR operation between destination and zero.	
DA	SSO	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1	7	The destination is determined	
	330	O SEGMENT OFFSET		mode and the contents of the destination are not altered.	
		TESTL dst			
DA	SLO	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1	9		
		1 SEGMENT			
		OFFSET			
		TESTL dst			
Χ	NS		7		
^		ADDRESS			
.,		TESTL dst			
X	\$\$0	0 1 0 1 1 1 0 0 Rd≠0 0 0 0 0 1	7		
		O SEGMENT OFFSET			
		TESTL dst			
X	SLO	0 1 0 1 1 1 0 0 Rd≠0 0 0 0 0 2	0		
		1 SEGMENT			
		OFFSET			
				Flags:	
		13.00c.14		Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negat Reset otherwise.	ive
		Z S AFFECTED			

TR

TRDB dst, src, Rc

S,NS 1 0 1 1 1 0 0 0 Rd 1 0 0 0

0 0 0 0 Rc Rs 0 0 0 0

25 Operation

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.


A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

This instruction terminates after literation. It is a special case of the instruction TRDRB.

Flags:

Z: Undefined.
P/V: Set to 1 if result of decrementing Rc is zero.
Reset otherwise.



TRANSLATE byte,

autodecrement and repeat.

TRDRE

IR

S,NS

TRDRB dst, src, Rc

0 1 1	1000	Rd	1 1 0 0	11 + 14n*	Operation
0000	Rc	Rs	0000		

*n is the number of iterations

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the address specified by the Rd register.

The address specified by the Rd register is decremented by I to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

The instruction repeats until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

Z: Undefined. P/V: Set to 1.

autoincrement

TRIB

IR

	TF	RIE	3 (ds	t,	S	rc	, R	С				
S,NS	1	0	1	1	1	0	0	0	Rd	0	0	0	0
	0	0	0	q			Rc		Rs	0	0	0	0

Operation

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

This instruction terminates after l iteration. It is a special case of the instruction TRIRB.

Flags:

Z: Undefined. P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

and reneat

TRIRB

IR

11 + 14n* Operation

*n is the number of iterations.

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

The instruction repeats until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

PV AFFECTED

C Z S DA H UNAFFECTED

Flags:

Z: Undefined. P/V: Set to 1.

IR

S,NS

T	RT	DB	,	ds	t,	S	rc,	Rc				
1	0	1	1	1	0	0	0	Rd	1	0	1	0
0	0	0	0			Rc		Rs	0	0	0	0

21

Operation

Description

The general purpose register (register pair in Amz8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

This instruction terminates after literation. It is a special case of the instruction TRTDRB.

Flags:

Z: Set to 1 if the translated byte is zero. Reset otherwise. P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise. autodecrement and repeat.

TRTDRB, dst, src, Rc

S,NS

IR

1	0	1	1	1	0 0	0	Rd	1	1	1	0
0	0	0	0		Rc		Rs	1	1	1	0

11 + 14n* Operation

*n is the number of iterations.

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the general purpose byte register RØ for testing.


The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

The instruction repeats until the value loaded into the RØ register is non zero or until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

Flags:

Z: Set to l if the translated byte is zero. Reset otherwise. P/V: Set to l if result of decrementing Rc is zero. Reset otherwise. autoincrement

IR



Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested. The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

This instruction terminates after I Iteration. It is a special case of the instruction TRTIRB.

Flags:

- Z: Set to 1 if the translated byte is zero. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

AFFECTED UNAFFECTED

IR

TRTIRB dst, src, Rc,

10111000 Rd 0110 0000 Rc Rs

11 + 14n*

*n is the number of translate iterations.

Description

Operation

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.


A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the general purpose byte register RØ for testing.


The address specified by the Rd field is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.


The instruction repeats until the value loaded into the RØ register is non zero or until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.


Flags:

Z: Set to 1 if the table entry is zero. Reset otherwise. P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.









MNEMONIC	OPERANDS FOR THE GROUP	NAME BHAS	ADDRESSING MODES FOR THE GROUP	PAGE
ADC	Rd .Rs	ADD words with carry	JJ JR JR Land	48
ADCB		ADD bytes with carry		49
		CONPARE register to memory t		M193
ADD	Rd.src	ADD word to register	R, IR, DA, X, IM	50
ADDB		ADD byte to register		51
ADDL		ADD long word to register		52
ADDL		James 3 about		22
AND	Rd,src	AND word with register	R, IR, DA, X, IM	E2
ANDB	110,310	AND byte with register	к, гк, од, д, гг	54
ANDD		AND byte with register		54
BIT	dst .Rs	BIT test in a word (dynamic	30, an a R , sab	FF
	dst,Rs		Regions	55
ВІТВ		BIT test in a byte (dynamic)		57
DIT				0890
BIT	1	BIT test in a word (static)	R, IR, DA, X	56
BITB	dst	BIT test in a byte (static)		58
			det_src,3c	1893
CALL	dst	CALL subroutine state and analysis	IR,DA,X	59
0.01.0				9.849
CALR	d	CALL subroutine relative	RA	60
01.5		The state of the s		
CLR	dst		R, IR, DA, X	61
CLRB		CLEAR byte		62
CLRL		CLEAR long word		63
		dutoing coment and rapeat		
COM	dst	COMPLEMENT word	R, IR, DA, X	64
COMB		COMPLEMENT byte		65
COMELO		COMPLEMENT STATE		
COMFLG		COMPLEMENT flags THAMASAGE		66
CP	Dd ava		B IM IB DA V	17
	Rd,src	COMPARE register with word	R, IM, IR, DA, X	67
CPB		COMPARE register with byte		68
CPL		COMPARE register with long word		79
		DIVIDE register pair by sou	278, 12b () (-	Aid
CP	IM,dst	COMPARE immediate word with	IR,DA,X	75
		memory		
CPB		COMPARE immediate byte with		76
		memory 1891 5004 TKAM3833B		
CPD	dst,src,Rc	COMPARE register to memory work	d, IR	69
		autodecrement		
CPDB		COMPARE register to memory byte	e, IR	70
		autodecrement		
	V 44 01 0			
CPDR	dst,src,Rc,CC	COMPARE register to memory work	d, IR	71
		autodecrement and repeat		100
CPDRB		COMPARE register to memory byte	e,	72
		autodecrement and repeat		
CPI	dst,src,Rc	COMPARE register to memory work	d, IR	73
		autoincrement		
CPIB		COMPARE register to memory byte	e, IR	74
		autoincrement		

INEMONIC	OPERANDS FOR THE GROUP		DDRESSING MODES FOR THE GROUP	PAGE
CPIR	dst.src.Rc.CC	COMPARE register to memory word,	IR 💮	77
	d3t,37t,11t,00	autoincrement and repeat		78
PIRB		COMPARE register to memory byte autoincrement and repeat	IR	/0
PSD	dst,src,Rc	COMPARE word stings in memory,	IR	80
		autodecrement		
PSDB		COMPARE byte strings in memory, autodecrement	IR	81
PSDR	dst,src,Rc,CC	COMPARE word strings in memory, autodecrement and repeat	J R	82
PSDRB		COMPARE byte strings in memory,	IR	83
		autodecrement and repeat		
PSI	dst,src,Rc	COMPARE byte strings in memory,	IR	84
PSIB		autoincrement COMPARE byte strings in memory,	IR	85
		autoincrement		
PSIR	dst,src,Rc,CC	COMPARE word strings in memory,	IR _{eb}	86
CPSIRB		<pre>autoincrement and repeat COMPARE byte strings in memory, autoincrement and repeat</pre>		87
DAB	Rd	DECIMAL adjust byte	R	88
DEC DECB	dst,N	DECREMENT word	R, IR, DA, X	90 91
01	AT RI BLAM	DISABLE Interrupt	Rd erc	92
DIV	dst,src	DIVIDE register pair by source w	ord R,IM,IR,DA,X	93
DIVL	X,A0,81	DIVIDE register quadruple by sou long word		94
DJNZ	Rc,d	DECREMENT word register & jump o	n RA	95
DBJNZ		DECREMENT byte register & jump o	n RA	89
ET ET	At Torre	ENABLE Interrupt		96
ΕX	Rd,src		R, IR, DA, X	97
EXB		destination word EXCHANGE source byte with destination byte		98
EXTS EXTSB	Rd 91	EXTEND sign of word EXTEND sign of byte	al, one Reb	99
EXTSL				101
HALT		HALT		102

NEMONIC	OPERANDS FOR THE GROUP	NAME 3MAM	ADDRESSING MODES FOR THE GROUP	PAGE
IN	Rd,src	INPUT word to register from	IR,DA	102
S IN	Nu,SIC	1/0 port	IK, DA	103
INB				104
IND		INPUT byte to register from 1/0 port		104
INC		INCREMENT word		
	dst,N	INCREMENT WORD	R, IR, DA, X	105
INCB		INCREMENT byte		106
IND	data ata Da	INPUT word from I/O port to	IR	107
TND	dst,stc,Rc		110	10/
INDB		memory, autodecrement	578,38b	100
INDD		INPUT byte from I/O port to		108
LNDD	1	memory, autodecrement	I R	100
INDR	dst,src,Rc	INPUT word from I/O port to	IR	109
111222		memory, autodecrement and repeat		
INDRB		INPUT byte from I/O port to	IR	110
		memory, autodecrement and repeat		
INI	dat and Da	INDUT 1/0 1-	IR	8 111
TIVI	dst,src,Rc	INPUT word from I/O port to	1 K	111
LALLD		memory, autoincrement	1.0	110
INIB	9.1	INPUT byte from I/O port to	IR	112
		memory, autoincrement		
INIR	dst,src,Rc	INPUT word from I/O port to	I R	113
THUN	ust, sic, nc	The second secon	1 K	11)
INIRB	D.	memory, autoincrement and repeat	1.0	114
ININD	Rc	INPUT byte from I/O port to	IR Standard	210
		memory, autoincrement and repeat		
IRET		RETURN from interrupt (IAO)		115
		autoincrement and repeat		11.5
JP	CC, dst	JUMP conditional	IR, DA, X	116
	0.84		M.ora.bH	
JR	CC,d	JUMP conditional relative	RA	117
				MOD
LD/LDR	dst,Rs	LOAD word register into memory	IR, DA, X, RA	118
LDB/LDRB		LOAD byte register into memory	,BA,BX	123
LDL/LDRL		LOADlong word register to memory		138
		,		
LD/LDR	Src, Rd	LOAD word into register	R, IM, IR	119
LDB/LDRB		LOAD byte into register	DA,X,RA	124
LDL/LDRL		LOAD long word into register	BA,BX	139
		-33.		
LD	Rd, IM	LOAD immediate word into memory	IR,DA,X	120
LDB		LOAD immediate byte into memory		125
LDL		LOAD immediate long word into me	mory	140
		The state of the s		
LDB/LDK	dst,IM	LOAD constant into register	R,IM	121
	X 570	AULT TO SEE WITH 1909 A	.,	JT JUH
LDA/LDAR	Rd,d	LOAD address to register	RA, BA, BX, DA, X	122
E TO WAR	MI ST	WEGATE word	, , , , , , , , , , , , , , , , , , , ,	0.00

MNEMONIC	OPERANDS FOR THE GROUP	NAME	SMAN	ADDRESSING MODES FOR THE GROUP	PAGE
LDCTL	Rd,CW	LOAD control w	word into a reg	ister R	126
LDCTL	Rs.CW	LOAD control v	word from regis	ter R	127
LDCTLB	Rd		into register		128
LDCTLB	Rs		e from register		129
LDD	dst,src	LOAD memory wo	ord to memory,	1R	130
LDDB	Rc	autodecrement LOAD memory by autodecrement	te to memory,		яди131
LDDR	dst,src,Rc	LOAD memory wo	ord to memory,	1R	132
LDDRB			te to memory,		133
LDI	dst,src,Rc		ord to memory,	1 R	134
LDIB	Rc	autoincrement LOAD memory by autoincrement	te to memory,		135
LDIR	dst,src	LOAD memory wo	ord to memory,	IR	136
LDIRB		LOAD memory by autoincrement	te to memory, and repeat		137
LDM	Rd,src,N		registers from		142
LDM		LOAD multiple	registers into		141
		memory			
LDPS	src		status	IR,DA,X	143
MBIT	R. 111.1% DA. X. RA	MULTI-MICRO te	est brow dag.	68,558	144
MREQ	X8, A8	MULTI-MICRO re		- 1	145
MRES	17,40,81	MULTI-MICRO re	eset permit dans	H1,58	146
MSET	- Tyrica	MULTI-MICRO se	tolbamen dad		147
MULT MULTL	Rd,src	MULTIPLY regis	ster with word ster with long	R, IM, IR,	DA 148 149
NEG NEGB	dst	NEGATE word NEGATE byte		R, IR DA,	X 150 151
NOP		NO Operation		-	152

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
OR ORB	Rd,src	OR word with register OR byte with register	R,IM,IR,DA,X	153 154
OTDR	dst,src,Rc	OUTPUT word from memory to I/O port, autodecrement and	IR	155
OTDRB		repeat OUTPUT byte from memory to I/O port, autodecrement and		156
		repeat		
OTIR	dst,src,Rc	OUTPUT word to I/O port from	IR	157
		memory, autoincrement and repeat		
OTIRB	dst,src,Rc	OUTPUT byte to I/O port from memory, autoincrement and		158
		repeat		
OUT	Rs,dst	OUTPUT word to I/O port from register	IR,DA	159
OUTB		OUTPUT byte to I/O port from register		160
OUTD	dst,src,Rc	OUTPUT word to I/O port from memory, autodecrement	IR	161
OUTDB	dst,src,Rc	OUTPUT byte to I/O port from memory, autodecrement		162
		(a) Judel whom it light 138		138
OUTI	dst,src Rc	OUTPUT word to I/O port from memory, autoincrement	IR	163
OUTIB	dst,src,Rc	OUTPUT byte to I/O port from memory, autoincrement		164
POP POPL	dst src	POP word POP long word	R IR,DA X	165 166
PUSH PUSHL	dst,src	PUSH word PUSH long word	R,IM,IR,DA,	X 167 168
RES RESB	dst,b	RESET bit in word (static) RESET bit in byte (static)	R, IR, DA	169 171
RES RESB	dst,Rs	RESET bit in word (dynamic) RESET bit in byte (dynamic)	R	170 172
RESFLG		RESET flags	dek, src, Rc	173
		never riags		
RET	CC	RETURN conditional	dell see, No.	174

MNEMONIC	OPERANDS FOR THE GROUP	NAME	SHAM	ADDRESSING MODES FOR THE GROUP	PAGE
RL RLB	Rd,n	ROTATE word left ROTATE byte left		R	175 176
RLC RLCB	Rd,n	ROTATE word left t		SALONE R	177 178
RLDB RRDB	Rs,Rd	ROTATE digit left, ROTATE digit right	byte byte	R	179 184
RR RRB	Rd,n	ROTATE word right ROTATE BYTE right		R 28, 232 7.85	180 181
RRC RRCB	Rd,n	ROTATE word right ROTATE byte right		R	182 183
SBC SBCB	Rs, Rd	SUBTRACT word with SUBTRACT byte with	n carry n carry	SF, STE, R	185 186
sc	N.	SYSTEM call		an an	187
SDA SDAB SDAL		SHIFT word arithme SHIFT byte arithme SHIFT long word ar	etic (dynamic)		188 189 190
SDL SDLB SDLL	dst,Rs	SHIFT word logical SHIFT byte logical SHIFT long word lo	(dynamic)	c) _	191 192 193
SET SETB	dst,b	SET bit in word (s SET bit in byte (s	static)	R, IR, DA, X	194 196
SET SETB	dst,Rs	SET bit in word (d SET bit in byte (d		SR. STE. R.	195 197
SETFLG	Ad, si s	SET flags		290 126	198
SINB	Rd,src	SPECIAL input byte	to register	from DA	199
SINDB	dst src, Rc	SPECIAL input byte memory, autodecrem		t to IR	200
SINDRB	dst,src,Rc	SPECIAL input byte memory, autodecrem	A CONTRACTOR OF THE PROPERTY O	t to IR	201
SINIB	dst,src,Rc	SPECIAL input byte memory, autoincrem			202
SINIRB	dst,src,Rc	SPECIAL input byte memory, autoincrem			203

MNEMONIC	OPERANDS FOR THE GROUP		DRESSING MODES OR THE GROUP	PAGE
SLA SLAB SLAL	Rd , n	SHIFT word arithmetic left (stat SHIFT byte arithmetic left (stat SHIFT long word arithmentic left	ic) (static)	204 205 206
SLL SLLB SLLL	Rd,n	SHIFT word logical left SHIFT byte logical left SHIGT long word logical left	R R of one, set	207 208 209
SRA SRAB SRAL	Rd,n	SHIFT word arithmetic right (sta SHIFT byte arithmetic right (sta SHIFT long word right arithmetic	tic)	215 216 217
SRL SRLB SRLL	Rd,n	SHIFT word logical right (static SHIFT byte logical right (static SHIFT long word logical right (s) 325	218 219 220
SOTDRB	dst,src,Rc	SPECIAL output byte from memory port, autodecrement and repeat	to I/0 IR	210
SOTIRB	dst,src,Rc	SPECIAL output byte to I/O port, autoincrement and repeat	IR	211
SOUTB	dst,Rs	SPECIAL output byte from registe to I/O port	r DA	212
SOUTDB	dst,src,Rc	SPECIAL output byte from memory 1/0 port, autodecrement	to IR	213
SOUTIB	dst,src,Rc	SPECIAL output byte from memory 1/0 port, autoincrement	to IR	214
SUB SUBB SUBL	Rd,src	SUBTRACT word from register SUBTRACT byte from register SUBTRACT long word from register	R,IM,IR DA,X	221 222 223
тсс	Rd,CC	TEST condition codes and set bit in word	R	224
TCCB		TEST condition codes and set bit in byte		225
TEST TESTB TESTL	dst	TEST word TEST byte TEST long word	R, IR, DA, X	226 227 228
TRDB	dst,src,Rc	TRANSLATE byte, autodecrement	IR	229
TRDRB	dst,src,Rc	TRANSLATE bute, autodecrement and repeat		230
TRIB	dst,src,Rc	TRANSLATE byte, autoincrement	IR	231

MNEMON	IIC	OPERANDS FOR THE GROUP	NAME ADD FC	RESSING MODES OR THE GROUP	PAG	E MINE
INTRO			TRANSLATE byte, autoincrement and repeat	TIR	232	
TRTDB		dst,src,Rc	TRANSLATE & TEST byte, autodecrement		233	
RTDRB		dst,src,Rc	TRANSLATE & TEST byte, autodecremen	t	234	
RTIB		dst,src,Rc	TRANSLATE & TEST byte, autoincremen	t IR	235	
RTIRB		dst,src,Rc	and repeat	it	236	
			(Side) India legical right (static)			
TSET TSETB		dst dst	TEST word and set TEST byte and set	R, IR, DA, X	237 238	
KOR KORB		Rd,src	EXCLUSIVE OR word with register EXCLUSIVE OR byte with register	R, IM, DA, X, IR	239 240	